

4- and 8-Channel ±15 V/+12 V Multiplexers

ADG1308/ADG1309

FEATURES

33 V supply range 130 Ω on resistance Fully specified at ±15 V/+12 V 3 V logic-compatible inputs Rail-to-rail operation Break-before-make switching action 16-lead TSSOP and 16-lead SOIC_N Upgrade for the ADG508A/ADG509A

APPLICATIONS


Audio and video routing Test equipment Data acquisition systems Battery-powered systems Communication systems Signal routing

GENERAL DESCRIPTION

The ADG1308 and ADG1309 are monolithic analog multiplexers consisting of eight single channels and four differential channels, respectively. The ADG1308 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG1309 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched off.

When the switches are on, each switch conducts equally well in both directions and has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is the low charge injection for minimum transients when switching the digital inputs.

FUNCTIONAL BLOCK DIAGRAMS



Fast switching speed coupled with high signal bandwidth makes the parts suitable for video signal switching. CMOS construction ensures ultra low power dissipation, making the parts ideally suited for portable and battery-powered instruments.

PRODUCT HIGHLIGHTS

- 1. 16-lead TSSOP and 16-lead SOIC_N available.
- 2. Pin compatible with the ADG508AKR and the ADG509AKR devices.
- 3. 3 V, logic-compatible digital input where: $V_{\rm IH}$ = 2.0 V and $V_{\rm IL}$ = 0.8 V.
- 4. V_L logic power supply not required.
- 5. Low power consumption.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagrams	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Dual Supply	3
Single Supply	5

REVISION HISTORY

ŀ
5
ŀ
)

4/06—Revision 0: Initial Version

Absolute Maximum Ratings6
ESD Caution
Pin Configurations and Function Descriptions7
ADG1308 Truth Table7
ADG1309 Truth Table8
Typical Performance Characteristics9
Test Circuits
Terminology13
Outline Dimensions14
Ordering Guide14

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = +15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted. 1

Table 1.

Parameter	+25°C	-40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		Vss to VDD	V	
On Resistance, Ron	130		Ωtyp	$V_s = \pm 10 V$, $I_s = -1 mA$; see Figure 13
	210	300	Ωmax	$V_{DD} = +13.5 V, V_{SS} = -13.5 V$
On Resistance Match Between Channels, ΔR_{ON}	5		Ωtyp	$V_{s} = \pm 10 V$, $I_{s} = -1 mA$
	10		Ωmax	
On Resistance Flatness, R _{FLAT} (On)	25		Ωtyp	$V_s = -5 V, 0 V, +5 V, I_s = -1 mA$
	70		Ωmax	
LEAKAGE CURRENTS				
Source Off Leakage, I _s (Off)	±1		nA typ	$V_D = \pm 10 \text{ V}, \text{ V}_S = -10 \text{ V}; \text{ see Figure 14}$
		±50	nA max	
Drain Off Leakage, I _D (Off)	±1		nA typ	$V_{s} = 1 V$, 10 V; $V_{D} = 10 V$, 1 V; see Figure 14
		±50	nA max	
Channel On Leakage, I _D , Is (On)	±1		nA typ	$V_S = V_D = \pm 10 V$; see Figure 15
		±50	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, I _{INL} or I _{INH}	±0.005		μA max	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.1	μA max	
Digital Input Capacitance, C _{IN}	5		pF typ	
DYNAMIC CHARACTERISTICS ²				
Transition Time, transition	80		ns typ	$R_L=300~\Omega,~C_L=35~pF$
	130	190	ns max	Vs = 10 V; see Figure 16
t _{on} (EN)	80		ns typ	$R_L=300~\Omega,~C_L=35~pF$
	100	120	ns max	Vs = 10 V; see Figure 18
t _{off} (EN)	85		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	100	150	ns max	V _s = 10 V; see Figure 18
Break-Before-Make Time Delay, t _{BBM}	25		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		10	ns min	$V_{S1} = V_{S2} = 10 V$; see Figure 17
Charge Injection	2		pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 19
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 20
Channel-to-Channel Crosstalk	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 21
–3 dB Bandwidth	500		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 22
Cs (Off)	5		pF typ	$f = 1 MHz$, $V_s = 0 V$
C_{D} (Off)				
ADG1308	15		pF typ	$f = 1 MHz$, $V_s = 0 V$
ADG1309	10		pF typ	$f = 1 MHz$, $V_s = 0 V$
C _D , C _s (On)				
ADG1308	20		pF typ	$f = 1 MHz$, $V_s = 0 V$
ADG1309	15		pF typ	$f = 1 MHz, V_s = 0 V$

Parameter	+25°C	-40°C to +105°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, \text{V}_{SS} = -16.5 \text{ V}$
IDD	0.002		μA typ	Digital inputs = $0 V$ or V_{DD}
		1.0	μA max	
ldd	220		μA typ	Digital inputs = 5 V
		380	μA max	
lss	0.002		μA typ	Digital inputs = $0 V$ or V_{DD} or $5 V$
		1.0	μA max	
V _{DD} /V _{SS}		±5/±16.5	V min/V max	$ V_{DD} = V_{SS} $

 1 Temperature range for B version is –40°C to +105°C. 2 Guaranteed by design; not subject to production test.

SINGLE SUPPLY

 V_{DD} = 12 V, V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted. 1

Table 2.

Parameter	+25°C	-40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 to V _{DD}	V	
On Resistance, R _{ON}	325		Ωtyp	$V_s = 0 V$ to $10 V$, $I_s = -1 mA$; see Figure 13
	500	660	Ωmax	$V_{DD} = 10.8 V, V_{SS} = 0 V$
On Resistance Match Between Channels, ΔR_{ON}	10		Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	20		Ω max	
On Resistance Flatness, R _{FLAT} (On)	65		Ωtyp	$V_s = 3 V, 6 V, 9 V, I_s = -1 mA$
LEAKAGE CURRENTS				V _{DD} = 13.2 V
Source Off Leakage, I₅ (Off)	±1		nA typ	$V_s = 1 V/10 V$, $V_D = 10 V/1 V$; see Figure 14
		±50	nA max	
Drain Off Leakage, I _D (Off)	±1		nA typ	$V_s = 1 \text{ V}/10 \text{ V}, V_p = 10 \text{ V}/1 \text{ V}; \text{ see Figure } 14$
		±50	nA max	
Channel On Leakage, I _D , I _s (On)	±1		nA typ	$V_s = V_D = 1 V$ or 10 V; see Figure 15
		±50	nA max	., .,,
DIGITAL INPUTS			Th that	
Input High Voltage, VINH		2.0	V min	
Input Low Voltage, VINL		0.8	V max	
	±0.001	0.0	VIIIdx	
	±0.001	±0.1	µA max	$V_{IN} = V_{INI}$ or V_{INH}
Digital Input Canaditanca C	2	±0.1	•	VIN - VINL OF VINH
Digital Input Capacitance, C _{IN} DYNAMIC CHARACTERISTICS ²	3		pF typ	
	100			
Transition Time, transition	100	2.42	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	170	240		$V_s = 8 V$; see Figure 16
t _{on} (EN)	90		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
(110	170		$V_s = 8 V$; see Figure 18
t _{off} (EN)	105		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	130	180		$V_s = 8 V$; see Figure 18
Break-Before-Make Time Delay, t _{BBM}	45		ns typ	$R_L = 300 \ \Omega$, $C_L = 35 \ pF$
		20	ns min	$V_{S1} = V_{S2} = 8 V$; see Figure 17
Charge Injection	2		pC typ	$V_s = 6 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 19
Off Isolation	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 20
Channel-to-Channel Crosstalk	80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 21
–3 dB Bandwidth	500		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 22
C _s (Off)	5		pF typ	$f = 1 MHz$, $V_s = 6 V$
C_{D} (Off)				
ADG1308	10		pF typ	$f = 1 MHz, V_s = 6 V$
ADG1309	15		pF typ	$f = 1 MHz$, $V_s = 6 V$
C _D , C _s (On)				
ADG1308	20		pF typ	$f = 1 MHz, V_s = 6 V$
ADG1309	15		pF typ	$f = 1 MHz, V_s = 6 V$
POWER REQUIREMENTS				V _{DD} = 13.2 V
IDD	0.002		μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
		1.0	μA max	
I _{DD}	220		μA typ	Digital inputs = 5
		380	μA max	

 1 Temperature range for the B version is –40°C to +105°C. 2 Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 3.	
Parameter	Rating
V _{DD} to V _{SS}	35 V
V _{DD} to GND	–0.3 V to +25 V
Vss to GND	+0.3 V to -25 V
Analog, Digital Inputs ¹	V _{SS} – 0.3 V to V _{DD} + 0.3 V or 30 mA (whichever occurs first)
Continuous Current, S or D pins	30 mA
Peak Current, S or D pins (Pulsed at 1 ms, 10% Duty Cycle Maximum)	100 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +105°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
TSSOP, θ _{JA} , Thermal Impedance	112°C/W
16-Lead SOIC, θ _{JA} , Thermal Impedance	77°C/W
Reflow Soldering Peak Temperature (Pb-free)	260 (+0/–5)°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

¹ Overvoltages at A, EN, S, or D pins are clamped by internal diodes. Current should be limited to the maximum ratings provided.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. ADG1308 Pin Configuration (TSSOP and SOIC_N)

Pin Number	Mnemonic	Description
1	A0	Logic Control Input A0.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	V _{SS}	Most Negative Power Supply Potential. In single supply applications, this pin can be connected to ground.
4	S1	Source Terminal 1. Can be an input or an output.
5	S2	Source Terminal 2. Can be an input or an output.
6	S3	Source Terminal 3. Can be an input or an output.
7	S4	Source Terminal 4. Can be an input or an output.
8	D	Drain Terminal. Can be an input or an output.
9	S8	Source Terminal 8. Can be an input or an output.
10	S7	Source Terminal 7. Can be an input or an output.
11	S6	Source Terminal 6. Can be an input or an output.
12	S5	Source Terminal 5. Can be an input or an output.
13	V _{DD}	Most Positive Power Supply Potential.
14	GND	Ground (0 V) Reference.
15	A2	Logic Control Input A2.
16	A1	Logic Control Input A1.

ADG1308 TRUTH TABLE

Table 5.	Table 5.					
A2	A1	A0	EN	ON SWITCH		
X ¹	X ¹	X ¹	0	NONE		
0	0	0	1	1		
0	0	1	1	2		
0	1	0	1	3		
0	1	1	1	4		
1	0	0	1	5		
1	0	1	1	6		
1	1	0	1	7		
1	1	1	1	8		

 1 X = Don't care.

A0 1 EN 2 Vss 3 S1A 4 S2A 5 S3A 6 S4A 7 DA 8	500-6000
---	----------

Figure 3. ADG1309 Pin Configuration (TSSOP and SOIC_N)

Table 6. ADG1309 Pin Function Descriptions


Pin Number		
SOIC/TSSOP	Mnemonic	Description
1	A0	Logic Control Input A0.
2	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	V _{SS}	Most Negative Power Supply Potential. In single supply applications, this pin can be connected to ground.
4	S1A	Source Terminal 1A. Can be an input or an output.
5	S2A	Source Terminal 2A. Can be an input or an output.
6	S3A	Source Terminal 3A. Can be an input or an output.
7	S4A	Source Terminal 4A. Can be an input or an output.
8	DA	Drain Terminal A. Can be an input or an output.
9	DB	Drain Terminal B. Can be an input or an output.
10	S4B	Source Terminal 4B. Can be an input or an output.
11	S3B	Source Terminal 3B. Can be an input or an output.
12	S2B	Source Terminal 2B. Can be an input or an output.
13	S1B	Source Terminal 1B. Can be an input or an output.
14	V _{DD}	Most Positive Power Supply Potential.
15	GND	Ground (0 V) Reference.
16	A1	Logic Control Input A1.

ADG1309 TRUTH TABLE

Table 7. AI A0 ΕN **ON SWITCH PAIR** X^1 χı 0 NONE 0 0 1 1 0 2 1 1 3 0 1 1 4 1 1 1

 1 X = Don't care.

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 5. On Resistance as a Function of V_D (V_S) for Single Supply




Figure 6. On Resistance as a Function of $V_D(V_S)$ for Different Temperatures, Dual Supply




Figure 7. On Resistance as a Function of $V_D(V_S)$ for Different Temperatures, Single Supply







Figure 8. Charge Injection vs. Source Voltage










Figure 11. ADG1308 Capacitance vs. Source Voltage, ± 15 V Dual Supply

06009-015

TEST CIRCUITS







Figure 18. Enable Delay, ton (EN), toff (EN)











06009-022

TERMINOLOGY

Ron

Ohmic resistance between D and S.

 ΔR_{ON} Difference between the R_{ON} of any two channels.

Is (Off) Source leakage current when the switch is off.

I_D (Off) Drain leakage current when the switch is off.

 $I_{\rm D},\,I_{\rm S}\left(On\right)$ Channel leakage current when the switch is on.

 $\mathbf{V}_{D}\left(\mathbf{V}_{S}\right)$ Analog voltage on Terminal D and Terminal S.

Cs (Off) Channel input capacitance for off condition.

C_D (Off) Channel output capacitance for off condition.

C_D, C_s (On) On switch capacitance.

C_{IN} Digital input capacitance.

 $t_{\rm ON}$ (EN) Delay time between the 50% and 90% points of the digital input and switch on condition.

 $t_{\rm OFF}$ (EN) Delay time between the 50% and 90% points of the digital input and switch off condition.

tTRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

 T_{BBM} Off time measured between the 80% point of both switches when switching from one address state to another.

 $V_{\mbox{\scriptsize INL}}$ Maximum input voltage for Logic 0.

 $V_{\mbox{\scriptsize INH}}$ Minimum input voltage for Logic 1.

$$\begin{split} I_{\text{INL}}\left(I_{\text{INH}}\right) \\ \text{Input current of the digital input.} \end{split}$$

IDD Positive supply current.

Iss Negative supply current.


Off Isolation A measure of unwanted signal coupling through an off channel.

Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Bandwidth The frequency at which the output is attenuated by 3 dB.

On Response The frequency response of the on switch.

OUTLINE DIMENSIONS



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1308BRUZ ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1308BRUZ-REEL71	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1308BRZ ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1308BRZ-REEL71	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1309BRUZ ¹	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1309BRUZ-REEL71	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1309BRZ ¹	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16
ADG1309BRZ-REEL71	-40°C to +105°C	16-Lead Narrow Body Small Outline Package [SOIC_N]	R-16

 1 Z = RoHS Compliant Part.

NOTES

NOTES

©2006–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06009-0-1/09(A)



Rev. A | Page 16 of 16

www.analog.com