## FEATURES

## 33 V supply range

$130 \Omega$ on resistance
Fully specified at $\pm 15 \mathrm{~V} /+12 \mathrm{~V}$
3 V logic-compatible inputs
Rail-to-rail operation
Break-before-make switching action
16-lead TSSOP and 16-lead SOIC_N
Upgrade for the ADG508A/ADG509A

## APPLICATIONS

Audio and video routing Test equipment
Data acquisition systems
Battery-powered systems
Communication systems
Signal routing

## GENERAL DESCRIPTION

The ADG1308 and ADG1309 are monolithic analog multiplexers consisting of eight single channels and four differential channels, respectively. The ADG1308 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1, and A2. The ADG1309 switches one of four differential inputs to a common differential output as determined by the 2 -bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched off.

When the switches are on, each switch conducts equally well in both directions and has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is the low charge injection for minimum transients when switching the digital inputs.

FUNCTIONAL BLOCK DIAGRAMS


Figure 1.

Fast switching speed coupled with high signal bandwidth makes the parts suitable for video signal switching. CMOS construction ensures ultra low power dissipation, making the parts ideally suited for portable and battery-powered instruments.

## PRODUCT HIGHLIGHTS

1. 16-lead TSSOP and 16-lead SOIC_N available.
2. Pin compatible with the ADG508AKR and the ADG509AKR devices.
3. 3 V , logic-compatible digital input where:
$\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$.
4. $V_{L}$ logic power supply not required.
5. Low power consumption.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADG1308/ADG1309

## TABLE OF CONTENTS

$\qquad$
Applications. 1
Functional Block Diagrams. .....  1
General Description ..... 1
Product Highlights .....  1
Revision History .....  2
Specifications .....  3
Dual Supply .....  3
Single Supply .....  5
REVISION HISTORY
1/09—Rev. 0 to Rev. A
Change to IDD Parameter, Table 1 .....  4
Change to I ${ }_{\text {DD }}$ Parameter, Table 2 .....  5
Updated Outline Dimensions ..... 14
4/06—Revision 0: Initial Version

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. ${ }^{1}$
Table 1.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On Resistance Match Between Channels, $\Delta$ Ron <br> On Resistance Flatness, $\mathrm{R}_{\text {fLat }}$ (On) | $\begin{aligned} & 130 \\ & 210 \\ & 5 \\ & 10 \\ & 25 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{S S} \text { to } V_{D D} \\ & 300 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} \text {; see Figure } 13 \\ & \mathrm{~V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-13.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=-5 \mathrm{~V}, 0 \mathrm{~V},+5 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-1 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage, Is (Off) Drain Off Leakage, $l_{D}$ (Off) Channel On Leakage, ID, Is (On) | $\pm 1$ $\pm 1$ $\pm 1$ | $\begin{aligned} & \pm 50 \\ & \pm 50 \\ & \pm 50 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & V_{D}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=-10 \mathrm{~V} \text {; see Figure } 14 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V}, 10 \mathrm{~V} ; \mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}, 1 \mathrm{~V} \text {; see Figure } 14 \\ & \mathrm{~V}_{S}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \text {; see Figure } 15 \end{aligned}$ |
| DIGITAL INPUTS Input High Voltage, VinH Input Low Voltage, VinL Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{Cl}_{\mathrm{IN}}$ | $\begin{aligned} & \pm 0.005 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $\vee$ min <br> V max <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ |  |  |  |  |
| Transition Time, ttransition | 80 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 130 | 190 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 16 |
| ton (EN) | 80 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 100 | 120 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 18 |
| $\mathrm{t}_{\text {off }}$ (EN) | 85 |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 100 | 150 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 18 |
| Break-Before-Make Time Delay, t $_{\text {Bвм }}$ | 25 | $10$ | ns typ ns min | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{s} 1}=\mathrm{V}_{\mathrm{s} 2}=10 \mathrm{~V} \text {; see Figure } 17 \end{aligned}$ |
| Charge Injection | 2 |  | pC typ | $\mathrm{V}_{S}=0 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 19 |
| Off Isolation | 80 |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz}$; see Figure 20 |
| Channel-to-Channel Crosstalk | 80 |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 21$ |
| -3 dB Bandwidth | 500 |  | MHz typ | $R_{L}=50 \Omega, C_{L}=5 p F ; \text { see Figure } 22$ |
| $C_{s} \text { (Off) }$ | 5 |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| $C_{\text {d }}$ (Off) |  |  |  |  |
| ADG1308 | 15 |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| ADG1309 | 10 |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{D},} \mathrm{C}_{\text {S }}(\mathrm{On})$ |  |  |  |  |
| ADG1308 | 20 |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| ADG1309 | 15 |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |

## ADG1308/ADG1309

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS | 0.002 | 1.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| ldo |  |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  |  |  |
| IDD | 220 | 380 | $\mu \mathrm{A}$ typ | Digital inputs $=5 \mathrm{~V}$ |
|  |  |  | $\mu \mathrm{A}$ max |  |
| Iss | 0.002 |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$ or 5 V |
|  |  | 1.0 | $\mu \mathrm{A}$ max |  |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  | $\pm 5 / \pm 16.5$ | $\checkmark$ min/V max | $\left\|\mathrm{V}_{\mathrm{DD}}\right\|=\left\|\mathrm{V}_{S S}\right\|$ |

${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production test.

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{sS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. ${ }^{1}$
Table 2.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On Resistance Match Between Channels, $\Delta$ Ron <br> On Resistance Flatness, Rflat (On) | $\begin{aligned} & 325 \\ & 500 \\ & 10 \\ & 20 \\ & 65 \end{aligned}$ | 0 to $V_{D D}$ <br> 660 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} \text {; see Figure } 13 \\ & \mathrm{~V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}=3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, ID, Is (On) | $\pm 1$ $\pm 1$ $\pm 1$ | $\begin{aligned} & \pm 50 \\ & \pm 50 \\ & \pm 50 \end{aligned}$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $V_{D D}=13.2 \mathrm{~V}$ $V_{S}=1 \mathrm{~V} / 10 \mathrm{~V}, V_{D}=10 \mathrm{~V} / 1 \mathrm{~V}$; see Figure 14 $\mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V}$; see Figure 14 $\mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$ or 10 V ; see Figure 15 |
| DIGITAL INPUTS <br> Input High Voltage, Vinh Input Low Voltage, VinL Input Current, $\mathrm{I}_{\mathrm{INL}}$ or $\mathrm{I}_{\mathrm{NH}}$ <br> Digital Input Capacitance, $\mathrm{Clin}^{\mathrm{I}}$ | $\begin{aligned} & \pm 0.001 \\ & 3 \end{aligned}$ | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> Transition Time, ttransition <br> ton (EN) <br> toff (EN) <br> Break-Before-Make Time Delay, tввм <br> Charge Injection <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> -3 dB Bandwidth <br> $\mathrm{C}_{\mathrm{s}}$ (Off) <br> CD (Off) <br> ADG1308 <br> ADG1309 <br> $C_{D}, C_{S}(\mathrm{On})$ <br> ADG1308 <br> ADG1309 | 100 <br> 170 <br> 90 <br> 110 <br> 105 <br> 130 <br> 45 <br> 2 <br> 80 <br> 80 <br> 500 <br> 5 <br> 10 <br> 15 <br> 20 <br> 15 | $\begin{aligned} & 240 \\ & 170 \\ & 180 \\ & 20 \end{aligned}$ | ns typ ns typ ns typ ns typ ns min pC typ dB typ dB typ MHz typ pF typ pF typ pF typ pF typ pF typ |  |
| POWER REQUIREMENTS <br> IDD <br> IDD <br> $V_{D D}$ | 0.002 220 | $1.0$ <br> 380 <br> 5/16.5 | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A} \max$ <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min/V max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V} \mathrm{DD} \\ & \text { Digital inputs }=5 \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V} \end{aligned}$ |

[^0]
## ADG1308/ADG1309

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {SS }}$ | 35 V |
| $V_{\text {DD }}$ to GND | -0.3 V to +25 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -25 V |
| Analog, Digital Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA (whichever occurs first) |
| Continuous Current, S or D pins | 30 mA |
| Peak Current, S or D pins (Pulsed at $1 \mathrm{~ms}, 10 \%$ Duty Cycle Maximum) | 100 mA |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| TSSOP, $\theta_{\mathrm{JA}}$, Thermal Impedance | $112^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\begin{aligned} & \text { 16-Lead SOIC, } \theta_{\mathrm{JA}}, \\ & \text { Thermal Impedance } \end{aligned}$ | $77^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature ( Pb -free) | $260(+0 /-5)^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at A, EN, S, or D pins are clamped by internal diodes. Current should be limited to the maximum ratings provided.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. ADG1308 Pin Configuration (TSSOP and SOIC_N)
Table 4. ADG1308 Pin Function Descriptions

| Pin Number | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | A0 | Logic Control Input A0. <br> Active High Digital Input. When low, the device is disabled and all switches are off. <br> When high, Ax logic inputs determine on switches. |
| 2 | EN | Most Negative Power Supply Potential. In single supply applications, this pin can be <br> connected to ground. <br> 3 |
| 4 | SS | Source Terminal 1. Can be an input or an output. |
| 5 | S2 | Source Terminal 2. Can be an input or an output. |
| 6 | S3 | Source Terminal 3. Can be an input or an output. |
| 7 | S4 | Source Terminal 4. Can be an input or an output. |
| 8 | D8 | Drain Terminal. Can be an input or an output. |
| 9 | S7 | Source Terminal 8. Can be an input or an output. |
| 10 | S6 | Source Terminal 7. Can be an input or an output. |
| 11 | S5 Source Terminal 6. Can be an input or an output. |  |
| 12 | VDD | Source Terminal 5. Can be an input or an output. |
| 13 | GND | Most Positive Power Supply Potential. |
| 14 | A2 | Ground (0 V) Reference. |
| 15 | A1 | Logic Control Input A2. |
| 16 | Logic Control Input A1. |  |

## ADG1308 TRUTH TABLE

Table 5.

| A2 | A1 | A0 | EN | ON SWITCH |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | 0 | NONE |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 1 | 5 |  |
| 1 | 0 | 1 | 6 | 7 |
| 1 | 1 | 0 | 1 | 8 |

[^1]
## ADG1308/ADG1309



Figure 3. ADG1309 Pin Configuration (TSSOP and SOIC_N)

Table 6. ADG1309 Pin Function Descriptions

| Pin Number SOIC/TSSOP | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | A0 | Logic Control Input A0. |
| 2 | EN | Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches. |
| 3 | Vss | Most Negative Power Supply Potential. In single supply applications, this pin can be connected to ground. |
| 4 | S1A | Source Terminal 1A. Can be an input or an output. |
| 5 | S2A | Source Terminal 2A. Can be an input or an output. |
| 6 | S3A | Source Terminal 3A. Can be an input or an output. |
| 7 | S4A | Source Terminal 4A. Can be an input or an output. |
| 8 | DA | Drain Terminal A. Can be an input or an output. |
| 9 | DB | Drain Terminal B. Can be an input or an output. |
| 10 | S4B | Source Terminal 4B. Can be an input or an output. |
| 11 | S3B | Source Terminal 3B. Can be an input or an output. |
| 12 | S2B | Source Terminal 2B. Can be an input or an output. |
| 13 | S1B | Source Terminal 1B. Can be an input or an output. |
| 14 | $V_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 15 | GND | Ground (0 V) Reference. |
| 16 | A1 | Logic Control Input A1. |

## ADG1309 TRUTH TABLE

Table 7.

| AI | AO | EN | ON SWITCH PAIR |
| :--- | :--- | :--- | :--- |
| $\mathrm{X}^{1}$ | $\mathrm{X}^{1}$ | 0 | NONE |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 1 | 0 | 1 | 3 |
| 1 | 1 | 1 | 4 |
| $\mathrm{X}=$ Don't care. |  |  |  |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Dual Supply


Figure 5. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Single Supply


Figure 6. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, Dual Supply


Figure 7. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, Single Supply


Figure 8. Charge Injection vs. Source Voltage


Figure 9. Ton/Toff Time vs. Temperature

## ADG1308/ADG1309



Figure 10. Off Isolation vs. Frequency


Figure 11. ADG1308 Capacitance vs. Source Voltage, $\pm 15$ V Dual Supply


Figure 12. Crosstalk vs. Frequency

## TEST CIRCUITS



Figure 14. Off Leakage


Figure 15. On Leakage

Figure 13. On Resistance


Figure 16. Address to Output Switching Times, $t_{\text {transition }}$


Figure 17. Break-Before-Make Delay, $t_{B B M}$


Figure 18. Enable Delay, toN (EN), toff (EN)

## ADG1308/ADG1309



Figure 19. Charge Injection


Figure 20. Off Isolation


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{S}}}$

Figure 21. Channel-to-Channel Crosstalk

## TERMINOLOGY

## Ron

Ohmic resistance between D and S .
$\Delta \mathbf{R o n}_{\text {on }}$
Difference between the Ron of any two channels.
Is $_{\text {s }}$ (Off)
Source leakage current when the switch is off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
Drain leakage current when the switch is off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathbf{O n})$
Channel leakage current when the switch is on.
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$
Analog voltage on Terminal D and Terminal S.
$\mathrm{C}_{\mathrm{s}}$ (Off)
Channel input capacitance for off condition.
$\mathrm{C}_{\mathrm{D}}$ (Off)
Channel output capacitance for off condition.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On)
On switch capacitance.
Cin
Digital input capacitance.
ton (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.

## toff (EN)

Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.

## $\mathbf{t}_{\text {transition }}$

Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.
$\mathrm{T}_{\text {ввм }}$
Off time measured between the $80 \%$ point of both switches when switching from one address state to another.
$V_{\text {INL }}$
Maximum input voltage for Logic 0 .
$V_{\text {INH }}$
Minimum input voltage for Logic 1.
InL $\left(\mathbf{I}_{\text {INH }}\right)$
Input current of the digital input.
IDD
Positive supply current.

Iss
Negative supply current.

## Off Isolation

A measure of unwanted signal coupling through an off channel.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Bandwidth

The frequency at which the output is attenuated by 3 dB .

## On Response

The frequency response of the on switch.

## ADG1308/ADG1309

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB
Figure 23. 16-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-16)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-012-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.


Figure 24. 16-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
( $R$-16)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG1308BRUZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1308BRUZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1308BRZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Narrow Body Small Outline Package [SOIC_N] | R-16 |
| ADG1308BRZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Narrow Body Small Outline Package [SOIC_N] | R-16 |
| ADG1309BRUZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1309BRUZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |
| ADG1309BRZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Narrow Body Small Outline Package [SOIC_N] | R-16 |
| ADG1309BRZ-REEL7 $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead Narrow Body Small Outline Package [SOIC_N] | R-16 |

[^2]NOTES

## ADG1308/ADG1309

## NOTES


[^0]:    ${ }^{1}$ Temperature range for the $B$ version is $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design; not subject to production test.

[^1]:    ${ }^{1} \mathrm{X}=$ Don't care.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

