LMC662 CMOS Dual Operational Amplifier

Check for Samples: LMC662

FEATURES

- **Rail-to-Rail Output Swing**
- **Specified for 2 kΩ and 600Ω Loads**
- **High Voltage Gain: 126 dB**
- **Low Input Offset Voltage: 3 mV**
- **Low Offset Voltage Drift: 1.3 µV/°C**
- **Ultra Low Input Bias Current: 2 fA**
- **Input Common-Mode Range Includes V^-**
- **Operating Range from +5V to +15V Supply**
- **I_{SS} = 400 µA/amplifier; Independent of V+**
- **Low Distortion: 0.01% at 10 kHz**
- **Slew Rate: 1.1 V/µs**

APPLICATIONS

- **High-Impedance Buffer or Preamplifier**
- **Precision Current-to-Voltage Converter**
- **Long-Term Integrator**
- **Sample-and-Hold Circuit**
- **Peak Detector**
- **Medical Instrumentation**
- **Industrial Controls**
- **Automotive Sensors**

DESCRIPTION

The LMC662 CMOS Dual operational amplifier is ideal for operation from a single supply. It operates from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input V_{OS}, drift, and broadband noise as well as voltage gain into realistic loads (2 kΩ and 600Ω) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with TI's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC660 datasheet for a Quad CMOS operational amplifier with these same features.

Connection Diagram



Figure 1. 8-Pin PDIP, SOIC

Typical Application



Figure 2. Low-Leakage Sample-and-Hold

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)(2)(3)

Differential Input Voltage	±Supply Voltage
Supply Voltage ($V^+ - V^-$)	16V
Output Short Circuit to V^+	See(4)
Output Short Circuit to V^-	See(5)
Lead Temperature	
(Soldering, 10 sec.)	260°C
Storage Temp. Range	−65°C to +150°C
Voltage at Input/Output Pins	(V^+) +0.3V, (V^-) −0.3V
Current at Output Pin	±18 mA
Current at Input Pin	±5 mA
Current at Power Supply Pin	35 mA
Power Dissipation	See(6)
Junction Temperature	150°C
ESD Tolerance(7)	1000V

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) A military RETS electrical test specification is available on request.
(3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(4) Do not connect output to V^+ when V^+ is greater than 13V or reliability may be adversely affected.
(5) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
(6) The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$.
(7) Human body model, 1.5 kΩ in series with 100 pF.

Operating Ratings(1)

Temperature Range	
LMC662AI	$-40°C \le T_J \le +85°C$
LMC662C	$0°C \le T_J \le +70°C$
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	See(2)
Thermal Resistance (θ_{JA})(3)	
8-Pin PDIP	101°C/W
8-Pin SOIC	165°C/W

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
(2) For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.
(3) All numbers apply for packages soldered directly into a PC board.

DC Electrical Characteristics

Unless otherwise specified, all limits ensured for T_J = 25°C. **Boldface** limits apply at the temperature extremes. V^+ = 5V, V^- = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified.

Parameter	Test Conditions	Typ[1]	LMC662AI Limit[1]	LMC662C Limit[1]	Units
Input Offset Voltage		1	3	6	mV
			3.3	**6.3**	max
Input Offset Voltage Average Drift		1.3			µV/°C
Input Bias Current		0.002			pA
			4	**2**	max
Input Offset Current		0.001			pA
			2	**1**	max
Input Resistance		>1			TeraΩ
Common Mode	0V ≤ V_{CM} ≤ 12.0V	83	70	63	dB
Rejection Ratio	V^+ = 15V		**68**	**62**	min
Positive Power Supply	5V ≤ V^+ ≤ 15V	83	70	63	dB
Rejection Ratio	V_O = 2.5V		**68**	**62**	min
Negative Power Supply	0V ≤ V^- ≤ −10V	94	84	74	dB
Rejection Ratio			**83**	**73**	min
Input Common-Mode	V^+ = 5V & 15V	−0.4	−0.1	−0.1	V
Voltage Range	For CMRR ≥ 50 dB		**0**	**0**	max
		V^+ − 1.9	V^+ − 2.3	V^+ − 2.3	V
			V^+ − 2.5	**V^+ − 2.4**	min
Large Signal	R_L = 2 kΩ[2]	2000	440	300	V/mV
Voltage Gain	Sourcing		**400**	**200**	min
	Sinking	500	180	90	V/mV
			120	**80**	min
	R_L = 600Ω[2]	1000	220	150	V/mV
	Sourcing		**200**	**100**	min
	Sinking	250	100	50	V/mV
			60	**40**	min
Output Swing	V^+ = 5V	4.87	4.82	4.78	V
	R_L = 2 kΩ to V^+/2		**4.79**	**4.76**	min
		0.10	0.15	0.19	V
			0.17	**0.21**	max
	V^+ = 5V	4.61	4.41	4.27	V
	R_L = 600Ω to V^+/2		**4.31**	**4.21**	min
		0.30	0.50	0.63	V
			0.56	**0.69**	max
	V^+ = 15V	14.63	14.50	14.37	V
	R_L = 2 kΩ to V^+/2		**14.44**	**14.32**	min
		0.26	0.35	0.44	V
			0.40	**0.48**	max
	V^+ = 15V	13.90	13.35	12.92	V
	R_L = 600Ω to V^+/2		**13.15**	**12.76**	min
		0.79	1.16	1.45	V
			1.32	**1.58**	max

(1) Typical values represent the most likely parametric norm. Limits are specified by testing or correlation.
(2) V^+ = 15V, V_{CM} = 7.5V and R_L connected to 7.5V. For Sourcing tests, 7.5V ≤ V_O ≤ 11.5V. For Sinking tests, 2.5V ≤ V_O ≤ 7.5V.

DC Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for T_J = 25°C. **Boldface** limits apply at the temperature extremes. V^+ = 5V, V^- = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified.

Parameter	Test Conditions	Typ(1)	LMC662AI	LMC662C	Units
			Limit(1)	Limit(1)	
Output Current	Sourcing, V_O = 0V	22	16	13	mA
V^+ = 5V			**14**	**11**	min
	Sinking, V_O = 5V	21	16	13	mA
			14	**11**	min
Output Current	Sourcing, V_O = 0V	40	28	23	mA
V^+ = 15V			**25**	**21**	min
	Sinking, V_O = 13V	39	28	23	mA
	See(3)		**24**	**20**	min
Supply Current	Both Amplifiers	0.75	1.3	1.6	mA
	V_O = 1.5V		**1.5**	**1.8**	max

(3) Do not connect output to V^+ when V^+ is greater than 13V or reliability may be adversely affected.

AC Electrical Characteristics

Unless otherwise specified, all limits ensured for T_J = 25°C. **Boldface** limits apply at the temperature extremes. V^+ = 5V, V^- = 0V, V_{CM} = 1.5V, V_O = 2.5V and R_L > 1M unless otherwise specified.

Parameter	Test Conditions	Typ(1)	LMC662AI	LMC662C	Units
			Limit(1)	Limit(1)	
Slew Rate	See(2)	1.1	0.8	0.8	V/µs
			0.6	**0.7**	min
Gain-Bandwidth Product		1.4			MHz
Phase Margin		50			Deg
Gain Margin		17			dB
Amp-to-Amp Isolation	See(3)	130			dB
Input-Referred Voltage Noise	F = 1 kHz	22			$nV/\sqrt{Hz}$
Input-Referred Current Noise	F = 1 kHz	0.0002			$pA/\sqrt{Hz}$
Total Harmonic Distortion	F = 10 kHz, A_V = −10 R_L = 2 kΩ, V_O = 8 V_{PP} V^+ = 15V	0.01			%

(1) Typical values represent the most likely parametric norm. Limits are specified by testing or correlation.
(2) V^+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.
(3) Input referred. V^+ = 15V and R_L = 10 kΩ connected to $V^+/2$. Each amp excited in turn with 1 kHz to produce V_O = 13 V_{PP}.

Typical Performance Characteristics

V_S = ±7.5V, T_A = 25°C unless otherwise specified

Supply Current vs. Supply Voltage



Figure 3.

Offset Voltage



Figure 4.

Input Bias Current



Figure 5.

Output Characteristics Current Sinking



Figure 6.

Output Characteristics Current Sourcing



Figure 7.

Input Voltage Noise vs. Frequency



Figure 8.

Typical Performance Characteristics (continued)

V_S = ±7.5V, T_A = 25°C unless otherwise specified

CMRR vs. Frequency



Figure 9.

Open-Loop Frequency Response



Figure 10.

Frequency Response vs. Capacitive Load



Figure 11.

Non-Inverting Large Signal Pulse Response



Figure 12.

Stability vs. Capacitive Load



Note: Avoid resistive loads < 500Ω, as they may cause instability.

Figure 13.

Stability vs. Capacitive Load



Note: Avoid resistive loads < 500Ω, as they may cause instability.

Figure 14.

APPLICATION HINTS

AMPLIFIER TOPOLOGY

The topology chosen for the LMC662, shown in Figure 15, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.



Figure 15. LMC662 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical Characteristics.

COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC662 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier Circuit, Figure 16, the frequency of this pole is

$$f_p = \frac{1}{2\pi C_S R_P} \quad (1)$$

where: C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN}. This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few kΩ, the frequency of the feedback pole will be quite high, since C_S is generally less than 10 pF. If the frequency of the feedback pole is much higher than the “ideal” closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the “ideal” −3 dB frequency, a feedback capacitor, C_F, should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability, a feedback capacitor will probably be needed if:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \leq \sqrt{6 \times 2\pi \times GBW \times R_F \times C_S} \tag{2}$$

where:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \tag{3}$$

is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An amplifier's low-frequency noise gain is represented by the formula:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \tag{4}$$

regardless of whether the amplifier is being used in an inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \geq 2\sqrt{GBW \times R_F \times C_S}\,, \tag{5}$$

the following value of feedback capacitor is recommended:

$$C_F = \frac{C_S}{2\left(\frac{R_F}{R_{IN}} + 1\right)} \tag{6}$$

If

$$\left(\frac{R_F}{R_{IN}} + 1\right) < 2\sqrt{GBW \times R_F \times C_S}\,, \tag{7}$$

the feedback capacitor should be:

$$C_F = \sqrt{\frac{C_S}{GBW \times R_F}} \tag{8}$$

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F}. \tag{9}$$



C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistor.

Figure 16. General Operational Amplifier Circuit

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the value of C_F should be checked on the actual circuit, starting with the computed value.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC662 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in Figure 17, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.



Figure 17. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V^+ Figure 18. Typically a pull up resistor conducting 500 µA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



Figure 18. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC662, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC662's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 19. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC662's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figure 20, Figure 21, and Figure 22 for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 23.



Figure 19. Example, using the LMC660, of Guard Ring in P.C. Board Layout



Figure 20. Guard Ring Connections: Inverting Amplifier



Figure 21. Guard Ring Connections: Non-Inverting Amplifier



Figure 22. Guard Ring Connections: Follower



Figure 23. Guard Ring Connections: Howland Current Pump

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Do not insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 24.



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 24. Air Wiring

BIAS CURRENT TESTING

The test method of Figure 25 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I_b^- = \frac{dV_{OUT}}{dt} \times C2. \tag{10}$$



Figure 25. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I_b^-, the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I_b^+ = \frac{dV_{OUT}}{dt} \times (C1 + C_x) \tag{11}$$

where C_x is the stray capacitance at the + input.

Typical Single-Supply Applications

(V^+ = 5.0 V_{DC})

Additional single-supply applications ideas can be found in the LM358 datasheet. The LMC662 is pin-for-pin compatible with the LM358 and offers greater bandwidth and input resistance over the LM358. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LM662 is smaller than that of the LM358.



Figure 26. Low-Leakage Sample-and-Hold

(V^+ = 5.0 V_{DC})



If $R_1 = R_5$, $R_3 = R_6$, and $R_4 = R_7$; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

$\therefore A_V \approx 100$ for circuit shown.

Figure 27. Instrumentation Amplifier

For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.



Oscillator frequency is determined by R1, R2, C1, and C2:
$f_{OSC} = 1/2\pi RC$
where R = R1 = R2 and C = C1 = C2.

Figure 28. Sine-Wave Oscillator

This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V

(V^+ = 5.0 V_{DC})



Figure 29. 1 Hz Square-Wave Oscillator



Figure 30. Power Amplifier



f_O = 10 Hz
Q = 2.1
Gain = −8.8

Figure 31. 10 Hz Bandpass Filter

(V^+ = 5.0 V_{DC})



f_c = 10 Hz
d = 0.895
Gain = 1
2 dB passband ripple

Figure 32. 10 Hz High-Pass Filter



Figure 33. 1 Hz Low-Pass Filter (Maximally Flat, Dual Supply Only)



Gain = −46.8
Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).

Figure 34. High Gain Amplifier with Offset Voltage Reduction

REVISION HISTORY

Changes from Revision B (March 2013) to Revision C	Page
• Changed layout of National Data Sheet to TI format	15

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMC662AIM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMC66 2AIM	
LMC662AIM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC66 2AIM	Samples
LMC662AIMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LMC66 2AIM	
LMC662AIMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC66 2AIM	Samples
LMC662AIN/NOPB	ACTIVE	PDIP	P	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC 662AIN	Samples
LMC662CM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LMC66 2CM	
LMC662CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LMC66 2CM	Samples
LMC662CMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LMC66 2CM	
LMC662CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LMC66 2CM	Samples
LMC662CN/NOPB	ACTIVE	PDIP	P	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LMC 662CN	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC662AIMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC662AIMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC662CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC662CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC662AIMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC662AIMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC662CMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC662CMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AA.



PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R–PDIP–T8) PLASTIC DUAL–IN–LINE PACKAGE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS–001 variation BA.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265