## ProASIC3 Flash Family FPGAs with Optional Soft ARM Support

## Features and Benefits

## High Capacity

- 15 K to 1 M System Gates
- Up to 144 Kbits of True Dual-Port SRAM
- Up to 300 User I/Os


## Reprogrammable Flash Technology

- 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
- Instant On Level 0 Support
- Single-Chip Solution
- Retains Programmed Design when Powered Off


## High Performance

- 350 MHz System Performance
- $3.3 \mathrm{~V}, 66 \mathrm{MHz} 64-\mathrm{Bit} \mathrm{PCl}^{\dagger}$

In-System Programming (ISP) and Security

- ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM ${ }^{\circledR}$-enabled ProASIC ${ }^{\circledR} 3$ devices) via JTAG (IEEE 1532-compliant) ${ }^{\dagger}$
- FlashLock ${ }^{\circledR}$ to Secure FPGA Contents


## Low Power

- Core Voltage for Low Power
- Support for 1.5 V-Only Systems
- Low-Impedance Flash Switches

High-Performance Routing Hierarchy

- Segmented, Hierarchical Routing and Clock Structure


## Advanced I/O

- 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
- $1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.3 V Mixed-Voltage Operation
- Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V
- Bank-Selectable I/O Voltages-up to 4 Banks per Chip
- Single-Ended I/O Standards: LVTTL, LVCMOS $3.3 \mathrm{~V} /$ $2.5 \mathrm{~V} / 1.8 \mathrm{~V} / 1.5 \mathrm{~V}, 3.3 \mathrm{~V} \operatorname{PCI} / 3.3 \mathrm{~V} \mathrm{PCI}-\mathrm{X}^{\dagger}$ and LVCMOS $2.5 \mathrm{~V} / 5.0 \mathrm{~V}$ Input
- Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-LVDS (A3P250 and above)
- I/O Registers on Input, Output, and Enable Paths
- Hot-Swappable and Cold Sparing I/Os ${ }^{\ddagger}$
- Programmable Output Slew Rate ${ }^{\dagger}$ and Drive Strength
- Weak Pull-Up/-Down
- IEEE 1149.1 (JTAG) Boundary Scan Test
- Pin-Compatible Packages across the ProASIC3 Family

Clock Conditioning Circuit (CCC) and PLL ${ }^{\dagger}$

- Six CCC Blocks, One with an Integrated PLL
- Configurable Phase-Shift, Multiply/Divide, Delay Capabilities and External Feedback
- Wide Input Frequency Range ( 1.5 MHz to 350 MHz )

Embedded Memory ${ }^{\dagger}$

- 1 Kbit of FlashROM User Nonvolatile Memory
- SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks ( $\times 1, \times 2, \times 4, \times 9$, and $\times 18$ organizations ${ }^{\dagger}$
- True Dual-Port SRAM (except $\times 18$ )

ARM Processor Support in ProASIC3 FPGAs

- M1 ProASIC3 Devices-ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}-\mathrm{M} 1$ Soft Processor Available with or without Debug

| ProASIC3 Devices | A3P015 | A3P030 | A3P060 | A3P125 | A3P250 | A3P400 | A3P600 | A3P1000 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cortex-M1 Devices $^{2}$ |  |  |  |  | M1A3P250 | M1A3P400 | M1A3P600 | M1A3P1000 |
| System Gates | 15,000 | 30,000 | 60,000 | 125,000 | 250,000 | 400,000 | 600,000 | $1,000,000$ |
| Typical Equivalent Macrocells | 128 | 256 | 512 | 1,024 | 2,048 | - | - | - |
| VersaTiles (D-flip-flops) | 384 | 768 | 1,536 | 3,072 | 6,144 | 9,216 | 13,824 | 24,576 |
| RAM Kbits (1,024 bits) | - | - | 18 | 36 | 36 | 54 | 108 | 144 |
| 4,608-Bit Blocks | - | - | 4 | 8 | 8 | 12 | 24 | 32 |
| FlashROM Kbits | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Secure (AES) ISP ${ }^{\mathbf{3}}$ | - | - | Yes | Yes | Yes | Yes | Yes | Yes |
| Integrated PLL in CCCs | - | - | 1 | 1 | 1 | 1 | 1 | 1 |
| VersaNet Globals ${ }^{\text {4 }}$ | 6 | 6 | 18 | 18 | 18 | 18 | 18 | 18 |
| I/O Banks | 2 | 2 | 2 | 2 | 4 | 4 | 4 | 4 |
| Maximum User I/Os | 49 | 81 | 96 | 133 | 157 | 194 | 235 | 300 |

Notes:

1. A3P015 is not recommended for new designs.
2. Refer to the Cortex-M1 product brief for more information.
3. AES is not available for Cortex-M1 ProASIC3 devices.
4. Six chip (main) and three quadrant global networks are available for A3P060 and above.
5. The M1A3P250 device does not support this package.
6. For higher densities and support of additional features, refer to the ProASIC3E Flash Family FPGAs datasheet.
7. Package not available.

| ProASIC3 Devices | $\mathrm{A}^{\text {PP015 }}{ }^{1}$ | A3P030 | A3P060 | A3P125 | A3P250 | A3P400 | A3P600 | A3P1000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cortex-M1 Devices ${ }^{2}$ |  |  |  |  | M1A3P250 | M1A3P400 | M1A3P600 | M1A3P1000 |
| Package Pins QFN | QN68 | QN48, QN68, QN132 | QN132 ${ }^{7}$ | QN132 ${ }^{7}$ | QN132 ${ }^{7}$ |  |  |  |
| CS |  |  | CS121 |  |  |  |  |  |
| VQFP |  | VQ100 | VQ100 | VQ100 | VQ100 |  |  |  |
| TQFP |  |  | TQ144 | TQ144 |  |  |  |  |
| PQFP |  |  |  | PQ208 | PQ208 | PQ208 | PQ208 | PQ208 |
| FBGA |  |  | FG144 | FG144 | FG144/256 ${ }^{5}$ | $\begin{gathered} \text { FG144/256/ } \\ 484 \end{gathered}$ | $\begin{gathered} \text { FG144/256/ } \\ 484 \end{gathered}$ | $\begin{gathered} \text { FG144/256/ } \\ 484 \end{gathered}$ |

Notes:

1. A3P015 is not recommended for new designs.
2. Refer to the Cortex-M1 product brief for more information.
3. AES is not available for Cortex-M1 ProASIC3 devices.
4. Six chip (main) and three quadrant global networks are available for A3P060 and above.
5. The M1A3P250 device does not support this package.
6. For higher densities and support of additional features, refer to the ProASIC3E Flash Family FPGAs datasheet.
7. Package not available.

| ProASIC3 Devices | A3P015 ${ }^{2}$ | A3P030 | A3P060 | A3P125 | A3P250 ${ }^{3}$ |  | A3P400 ${ }^{3}$ |  | A3P600 |  | A3P1000 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cortex-M1 Devices |  |  |  |  | M1A3P250 ${ }^{\text {3,5 }}$ |  | M1A3P400 ${ }^{3}$ |  | M1A3P600 |  | M1A3P1000 |  |
|  | I/O Type |  |  |  |  |  |  |  |  |  |  |  |
| Package |  |  |  |  |  |  |  | Differential I/O Pairs |  |  |  | s.!̣ed O/I Ie! !uәлә!!!a |
| QN48 | - | 34 | - | - | - | - |  | - | - | - | - | - |
| QN68 | 49 | 49 | - | - | - | - | - | - |  | - | - | - |
| QN132 ${ }^{7}$ | - | 81 | 80 | 84 | 87 | 19 | - | - |  | - | - | - |
| CS121 | - | - | 96 | - | - | - | - | - | - | - | - | - |
| VQ100 | - | 77 | 71 | 71 | 68 | 13 | - | - |  | - | - | - |
| TQ144 | - | - | 91 | 100 | - | - | - | - | - | - | - | - |
| PQ208 | - | - | - | 133 | 151 | 34 | 151 | 34 | 154 | 35 | 154 | 35 |
| FG144 | - | - | 96 | 97 | 97 | 24 | 97 | 25 | 97 | 25 | 97 | 25 |
| FG256 ${ }^{5,6}$ | - | - | - | - | 157 | 38 | 178 | 38 | 177 | 43 | 177 | 44 |
| FG484 ${ }^{6}$ | - | - | - | - | - | - | 194 | 38 | 235 | 60 | 300 | 74 |

Notes:

1. When considering migrating your design to a lower- or higher-density device, refer to the ProASIC3 FPGA Fabric User Guide to ensure complying with design and board migration requirements.
2. A3P015 is not recommended for new designs.
3. For A3P250 and A3P400 devices, the maximum number of LVPECL pairs in east and west banks cannot exceed 15. Refer to the ProASIC3 FPGA Fabric Users Guide for position assignments of the 15 LVPECL pairs.
4. Each used differential I/O pair reduces the number of single-ended I/Os available by two.
5. The M1A3P250 device does not support FG256 package.
6. FG256 and FG484 are footprint-compatible packages.
7. Package not available.

Table 1 - ProASIC3 FPGAs Package Sizes Dimensions

| Package | CS121 | QN48 | QN68 | QN132 ${ }^{*}$ | VQ100 | TQ144 | PQ208 | FG144 | FG256 | FG484 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Length $\times$ Width <br> $(m m \times m m)$ | $6 \times 6$ | $6 \times 6$ | $8 \times 8$ | $8 \times 8$ | $14 \times 14$ | $20 \times 20$ | $28 \times 28$ | $13 \times 13$ | $17 \times 17$ | $23 \times 23$ |
| Nominal Area <br> $\left(\mathrm{mm}^{2}\right)$ | 36 | 36 | 64 | 64 | 196 | 400 | 784 | 169 | 289 | 529 |
| Pitch (mm) | 0.5 | 0.4 | 0.4 | 0.5 | 0.5 | 0.5 | 0.5 | 1.0 | 1.0 | 1.0 |
| Height (mm) | 0.99 | 0.90 | 0.90 | 0.75 | 1.00 | 1.40 | 3.40 | 1.45 | 1.60 | 2.23 |

[^0]
## ProASIC3 Ordering Information

A3P1000 -1,

A3P015 = 15,000 System Gates (A3P015 is not recommended for new designs.)
A3P030 $=30,000$ System Gates
A3P060 $=60,000$ System Gates
A3P125 $=125,000$ System Gates
A3P250 $=250,000$ System Gates
A3P400 $=400,000$ System Gates
A3P600 $=600,000$ System Gates
A3P1000 $=1,000,000$ System Gates
ProASIC3 Devices with Cortex-M1
M1A3P250 = 250,000 System Gates
M1A3P400 $=400,000$ System Gates
M1A3P600 $=600,000$ System Gates
M1A3P1000 = 1,000,000 System Gates

## ProASIC3 Device Status

| ProASIC3 Devices | Status | Cortex-M1 Devices | Status |
| :--- | :---: | :---: | :---: |
| A3P015 | Not recommended for new designs. |  |  |
| A3P030 | Production |  |  |
| A3P060 | Production |  |  |
| A3P125 | Production |  | Production |
| A3P250 | Production | M1A3P250 | Production |
| A3P400 | Production | M1A3P400 | Production |
| A3P600 | Production | M1A3P600 | Production |
| A3P1000 | Production | M1A3P1000 |  |

ProASIC3 Device Family Overview
General Description ..... 1-1
ProASIC3 DC and Switching Characteristics
General Specifications ..... 2-1
Calculating Power Dissipation ..... 2-7
User I/O Characteristics ..... 2-15
VersaTile Characteristics ..... 2-81
Global Resource Characteristics ..... 2-85
Clock Conditioning Circuits ..... 2-90
Embedded SRAM and FIFO Characteristics ..... 2-92
Embedded FlashROM Characteristics ..... 2-107
JTAG 1532 Characteristics ..... 2-108
Pin Descriptions
Supply Pins ..... 3-1
User Pins ..... 3-2
JTAG Pins ..... 3-3
Special Function Pins ..... 3-4
Related Documents ..... 3-4
Package Pin Assignments
QN48 - Bottom View ..... 4-1
QN68 - Bottom View ..... 4-3
QN132 - Bottom View ..... 4-6
CS121 - Bottom View ..... 4-15
VQ100 - Top View ..... 4-18
TQ144 - Top View ..... 4-23
PQ208 - Top View ..... 4-28
FG144 - Bottom View ..... 4-39
FG256 - Bottom View ..... 4-52
FG484 - Bottom View ..... 4-65
Datasheet Information
List of Changes ..... 5-1
Datasheet Categories ..... 5-15
Safety Critical, Life Support, and High-Reliability Applications Policy ..... 5-15

## 1 - ProASIC3 Device Family Overview

## General Description

ProASIC3, the third-generation family of Microsemi flash FPGAs, offers performance, density, and features beyond those of the ProASIC ${ }^{\text {PLUS® }}$ family. Nonvolatile flash technology gives ProASIC3 devices the advantage of being a secure, low power, single-chip solution that is Instant On. ProASIC3 is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost. These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.
ProASIC3 devices offer 1 kbit of on-chip, reprogrammable, nonvolatile FlashROM storage as well as clock conditioning circuitry based on an integrated phase-locked loop (PLL). The A3P015 and A3P030 devices have no PLL or RAM support. ProASIC3 devices have up to 1 million system gates, supported with up to 144 kbits of true dual-port SRAM and up to 300 user I/Os.
ProASIC3 devices support the ARM Cortex-M1 processor. The ARM-enabled devices have Microsemi ordering numbers that begin with M1A3P (Cortex-M1) and do not support AES decryption.

## Flash Advantages

## Reduced Cost of Ownership

Advantages to the designer extend beyond low unit cost, performance, and ease of use. Unlike SRAMbased FPGAs, flash-based ProASIC3 devices allow all functionality to be Instant On; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property (IP) cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The ProASIC3 family device architecture mitigates the need for ASIC migration at higher user volumes. This makes the ProASIC3 family a cost-effective ASIC replacement solution, especially for applications in the consumer, networking/ communications, computing, and avionics markets.

## Security

The nonvolatile, flash-based ProASIC3 devices do not require a boot PROM, so there is no vulnerable external bitstream that can be easily copied. ProASIC3 devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile flash programming can offer.
ProASIC3 devices utilize a 128-bit flash-based lock and a separate AES key to provide the highest level of protection in the FPGA industry for intellectual property and configuration data. In addition, all FlashROM data in ProASIC3 devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. The AES standard was adopted by the National Institute of Standards and Technology (NIST) in 2000 and replaces the 1977 DES standard. ProASIC3 devices have a built-in AES decryption engine and a flash-based AES key that make them the most comprehensive programmable logic device security solution available today. ProASIC3 devices with AES-based security provide a high level of protection for remote field updates over public networks such as the Internet, and are designed to ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves.
ARM-enabled ProASIC3 devices do not support user-controlled AES security mechanisms. Since the ARM core must be protected at all times, AES encryption is always on for the core logic, so bitstreams are always encrypted. There is no user access to encryption for the FlashROM programming data.
Security, built into the FPGA fabric, is an inherent component of the ProASIC3 family. The flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. The ProASIC3 family, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks.

Your valuable IP is protected with industry-standard security, making remote ISP possible. A ProASIC3 device provides the best available security for programmable logic designs.

## Single Chip

Flash-based FPGAs store their configuration information in on-chip flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure, and no external configuration data needs to be loaded at system powerup (unlike SRAM-based FPGAs). Therefore, flash-based ProASIC3 FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load device configuration data. This reduces bill-of-materials costs and PCB area, and increases security and system reliability.

## Instant On

Flash-based ProASIC3 devices support Level 0 of the Instant On classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The Instant On feature of flash-based ProASIC3 devices greatly simplifies total system design and reduces total system cost, often eliminating the need for CPLDs and clock generation PLLs that are used for these purposes in a system. In addition, glitches and brownouts in system power will not corrupt the ProASIC3 device's flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based ProASIC3 devices simplify total system design and reduce cost and design risk while increasing system reliability and improving system initialization time.

## Firm Errors

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of ProASIC3 flash-based FPGAs. Once it is programmed, the flash cell configuration element of ProASIC3 FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

## Low Power

Flash-based ProASIC3 devices exhibit power characteristics similar to an ASIC, making them an ideal choice for power-sensitive applications. ProASIC3 devices have only a very limited power-on current surge and no high-current transition period, both of which occur on many FPGAs.
ProASIC3 devices also have low dynamic power consumption to further maximize power savings.

## Advanced Flash Technology

The ProASIC3 family offers many benefits, including nonvolatility and reprogrammability through an advanced flashbased, $130-\mathrm{nm}$ LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

## Advanced Architecture

The proprietary ProASIC3 architecture provides granularity comparable to standard-cell ASICs. The ProASIC3 device consists of five distinct and programmable architectural features (Figure 1-1 and Figure 1-2 on page 1-4):

- FPGA VersaTiles
- Dedicated FlashROM
- Dedicated SRAM/FIFO memory ${ }^{\dagger}$
- Extensive CCCs and PLLs ${ }^{\dagger}$
- Advanced I/O structure


Note: *Not supported by A3P015 and A3P030 devices
Figure 1-1 • ProASIC3 Device Architecture Overview with Two I/O Banks (A3P015, A3P030, A3P060, and A3P125)

[^1]

Figure 1-2 • ProASIC3 Device Architecture Overview with Four I/O Banks (A3P250, A3P600, and A3P1000)
The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function, a D-flip-flop (with or without enable), or a latch by programming the appropriate flash switch interconnections. The versatility of the ProASIC3 core tile as either a three-input lookup table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi ProASIC family of third-generation architecture flash FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

## VersaTiles

The ProASIC3 core consists of VersaTiles, which have been enhanced beyond the ProASIC ${ }^{\text {PLUS® }}$ core tiles. The ProASIC3 VersaTile supports the following:

- All 3-input logic functions-LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to Figure 1-3 for VersaTile configurations.

## LUT-3 Equivalent



D-Flip-Flop with Clear or Set


Enable D-Flip-Flop with Clear or Set


Figure 1-3 • VersaTile Configurations

## User Nonvolatile FlashROM

ProASIC3 devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard ProASIC3 IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the A3P015 and A3P030 devices), as in security keys stored in the FlashROM for a user design.
The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.
The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.
The ProASIC3 development software solutions, Libero ${ }^{\circledR}$ System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

## SRAM and FIFO

ProASIC3 devices (except the A3P015 and A3P030 devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are $256 \times 18$, $512 \times 9,1 \mathrm{k} \times 4,2 \mathrm{k} \times 2$, and $4 \mathrm{k} \times 1$ bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in A3P015 and A3P030 devices).
In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

## PLL and CCC

ProASIC3 devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3 family contains six CCCs. One CCC (center west side) has a PLL. The A3P015 and A3P030 devices do not have a PLL.
The six CCC blocks are located at the four corners and the centers of the east and west sides.
All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.
The inputs of the six CCC blocks are accessible from the FPGA core or from one of several inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has these key features:

- Wide input frequency range ( $\mathrm{f}_{\mathrm{IN} \text { _ccc }}$ ) $=1.5 \mathrm{MHz}$ to 350 MHz
- Output frequency range (fout_ccc) $=0.75 \mathrm{MHz}$ to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- 2 programmable delay types for clock skew minimization
- Clock frequency synthesis (for PLL only)

Additional CCC specifications:

- Internal phase shift $=0^{\circ}, 90^{\circ}, 180^{\circ}$, and $270^{\circ}$. Output phase shift depends on the output divider configuration (for PLL only).
- Output duty cycle $=50 \% \pm 1.5 \%$ or better (for PLL only)
- Low output jitter: worst case $<2.5 \% \times$ clock period peak-to-peak period jitter when single global network used (for PLL only)
- Maximum acquisition time $=300 \mu \mathrm{~s}$ (for PLL only)
- Low power consumption of 5 mW
- Exceptional tolerance to input period jitter- allowable input jitter is up to 1.5 ns (for PLL only)
- Four precise phases; maximum misalignment between adjacent phases of $40 \mathrm{ps} \times(350 \mathrm{MHz} / \mathrm{f}$ OUT_ccc) (for PLL only)


## Global Clocking

ProASIC3 devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.
Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks. The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high fanout nets.

## I/Os with Advanced I/O Standards

The ProASIC3 family of FPGAs features a flexible I/O structure, supporting a range of voltages ( $1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.3 V). ProASIC3 FPGAs support many different I/O standards-single-ended and differential.

The I/Os are organized into banks, with two or four banks per device. The configuration of these banks determines the I/O standards supported (Table 1-1).

Table 1-1•I/O Standards Supported

| I/O Bank Type | Device and Bank Location | I/O Standards Supported |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | LVTTL/ <br> LVCMOS | PCI/PCI-X | LVPECL, LVDS, B-LVDS, M-LVDS |
| Advanced | East and west Banks of A3P250 and larger devices | $\checkmark$ | $\checkmark$ | $\checkmark$ |
| Standard Plus | North and south banks of A3P250 and larger devices <br> All banks of A3P060 and A3P125 | $\checkmark$ | $\checkmark$ | Not supported |
| Standard | All banks of A3P015 and A3P030 | $\checkmark$ | Not supported | Not supported |

Each I/O module contains several input, output, and enable registers. These registers allow the implementation of the following:

- Single-Data-Rate applications
- Double-Data-Rate applications—DDR LVDS, B-LVDS, and M-LVDS I/Os for point-to-point communications ProASIC3 banks for the A3P250 device and above support LVPECL, LVDS, B-LVDS and M-LVDS. B-LVDS and MLVDS can support up to 20 loads.
Hot-swap (also called hot-plug, or hot-insertion) is the operation of hot-insertion or hot-removal of a card in a poweredup system.
Cold-sparing (also called cold-swap) refers to the ability of a device to leave system data undisturbed when the system is powered up, while the component itself is powered down, or when power supplies are floating.


## Wide Range I/O Support

ProASIC3 devices support JEDEC-defined wide range I/O operation. ProASIC3 supports the JESD8-B specification, covering both 3 V and 3.3 V supplies, for an effective operating range of 2.7 V to 3.6 V .
Wider I/O range means designers can eliminate power supplies or power conditioning components from the board or move to less costly components with greater tolerances. Wide range eases I/O bank management and provides enhanced protection from system voltage spikes, while providing the flexibility to easily run custom voltage applications.

## Specifying I/O States During Programming

You can modify the I/O states during programming in FlashPro. In FlashPro, this feature is supported for PDB files generated from Designer v8.5 or greater. See the FlashPro User's Guide for more information.
Note: PDB files generated from Designer v8.1 to Designer v8.4 (including all service packs) have limited display of Pin Numbers only.

1. Load a PDB from the FlashPro GUI. You must have a PDB loaded to modify the I/O states during programming.
2. From the FlashPro GUI, click PDB Configuration. A FlashPoint - Programming File Generator window appears.
3. Click the Specify I/O States During Programming button to display the Specify I/O States During Programming dialog box.
4. Sort the pins as desired by clicking any of the column headers to sort the entries by that header. Select the I/Os you wish to modify (Figure 1-4 on page 1-8).
5. Set the I/O Output State. You can set Basic I/O settings if you want to use the default I/O settings for your pins, or use Custom I/O settings to customize the settings for each pin. Basic I/O state settings:
$1-\mathrm{I} / \mathrm{O}$ is set to drive out logic High
$0-I / O$ is set to drive out logic Low
Last Known State - I/O is set to the last value that was driven out prior to entering the programming mode, and then held at that value during programming
Z -Tristate: I/O is tristated


Figure 1-4• I/O States During Programming Window
6. Click OK to return to the FlashPoint - Programming File Generator window.

Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

## Power Matters."'

## 2 - ProASIC3 DC and Switching Characteristics

## General Specifications

## Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | Units |
| :---: | :---: | :---: | :---: |
| VCC | DC core supply voltage | -0.3 to 1.65 | V |
| VJTAG | JTAG DC voltage | -0.3 to 3.75 | V |
| VPUMP | Programming voltage | -0.3 to 3.75 | V |
| VCCPLL | Analog power supply (PLL) | -0.3 to 1.65 | V |
| VCCI | DC I/O output buffer supply voltage | -0.3 to 3.75 | V |
| VMV | DC I/O input buffer supply voltage | -0.3 to 3.75 | V |
| VI | I/O input voltage | $-0.3 \vee \text { to } 3.6 \mathrm{~V}$ <br> (when I/O hot insertion mode is enabled) -0.3 V to $(\mathrm{VCCI}+1 \mathrm{~V})$ or 3.6 V , whichever voltage is lower (when I/O hot-insertion mode is disabled) | V |
| $\mathrm{T}_{\text {STG }}{ }^{2}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}{ }^{2}$ | Junction temperature | +125 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.
2. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.
3. For flash programming and retention maximum limits, refer to Table 2-3 on page 2-3, and for recommended operating limits, refer to Table 2-2 on page 2-2.

Table 2-2 • Recommended Operating Conditions ${ }^{1}$

| Symbol | Parameters ${ }^{1}$ |  | Commercial | Industrial | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature |  | 0 to $85^{2}$ | -40 to $100^{2}$ | ${ }^{\circ} \mathrm{C}$ |
| VCC ${ }^{3}$ | 1.5 V DC core supply voltage |  | 1.425 to 1.575 | 1.425 to 1.575 | V |
| VJTAG | JTAG DC voltage |  | 1.4 to 3.6 | 1.4 to 3.6 | V |
| VPUMP | Programming voltage | Programming Mode | 3.15 to 3.45 | 3.15 to 3.45 | V |
|  |  | Operation ${ }^{4}$ | 0 to 3.6 | 0 to 3.6 | V |
| VCCPLL | Analog power supply (PLL) |  | 1.425 to 1.575 | 1.425 to 1.575 | V |
| VCCI and $\mathrm{VMV}^{5}$ | 1.5 V DC supply voltage |  | 1.425 to 1.575 | 1.425 to 1.575 | V |
|  | 1.8 V DC supply voltage |  | 1.7 to 1.9 | 1.7 to 1.9 | V |
|  | 2.5 V DC supply voltage |  | 2.3 to 2.7 | 2.3 to 2.7 | V |
|  | 3.3 V DC supply voltage |  | 3.0 to 3.6 | 3.0 to 3.6 | V |
|  | 3.3 V wide range DC supply voltage ${ }^{6}$ |  | 2.7 to 3.6 | 2.7 to 3.6 | V |
|  | LVDS/B-LVDS/M-LVDS differential I/O |  | 2.375 to 2.625 | 2.375 to 2.625 | V |
|  | LVPECL differential I/O |  | 3.0 to 3.6 | 3.0 to 3.6 | V |

## Notes:

1. All parameters representing voltages are measured with respect to GND unless otherwise specified.
2. Software Default Junction Temperature Range in the Libero ${ }^{\circledR}$ System-on-Chip (SoC) software is set to $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for commercial, and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for industrial. To ensure targeted reliability standards are met across the full range of junction temperatures, Microsemi recommends using custom settings for temperature range before running timing and power analysis tools. For more information regarding custom settings, refer to the New Project Dialog Box in the Libero SoC Online Help.
3. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-18 on page 2-19.
4. VPUMP can be left floating during operation (not programming mode).
5. VMV and VCCI should be at the same voltage within a given I/O bank. VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information.
6. 3.3 V wide range is compliant to the JESD8-B specification and supports 3.0 V VCCI operation.


Note: HTR time is the period during which you would not expect a verify failure due to flash cell leakage.
Figure 2-1 • High-Temperature Data Retention (HTR)

Table 2-3 • Flash Programming Limits - Retention, Storage and Operating Temperature ${ }^{1}$

| Product <br> Grade | Programming <br> Cycles | Program Retention <br> (biased/unbiased) | Maximum Storage <br> Temperature $\mathbf{T}_{\mathbf{S T G}}\left({ }^{\circ} \mathrm{C}\right)$ | Maximum Operating <br> Junction Temperature $\mathbf{T}_{\mathbf{J}}\left({ }^{\circ} \mathbf{C}\right)^{\mathbf{2}}$ |
| :--- | :---: | :---: | :---: | :---: |
| Commercial | 500 | 20 years | 110 | 100 |
| Industrial | 500 | 20 years | 110 | 100 |

1. This is a stress rating only; functional operation at any condition other than those indicated is not implied.
2. These limits apply for program/data retention only. Refer to Table 2-1 on page 2-1 and Table 2-2 for device operating conditions and absolute limits.

Table 2-4 • Overshoot and Undershoot Limits ${ }^{1}$

| VCCI and VMV | Average VCCI-GND Overshoot or Undershoot <br> Duration as a Percentage of Clock Cycle ${ }^{2}$ | Maximum Overshoot/ <br> Undershoot $^{2}$ |
| :--- | :---: | :---: |
|  | $10 \%$ | 1.4 V |
|  | V | $5 \%$ |
| 3.3 V |  | 1.49 V |
|  | $5 \%$ | 1.1 V |
| 3.6 V | $10 \%$ | 1.19 V |
|  | $5 \%$ | 0.79 V |
|  | $10 \%$ | 0.88 V |

Notes:

1. Based on reliability requirements at $85^{\circ} \mathrm{C}$.
2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V .
3. This table does not provide PCI overshoot/undershoot limits.

## I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC ${ }^{\circledR} 3$ device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges.
In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-2 on page 2-5.
There are five regions to consider during power-up.
ProASIC3 I/Os are activated only if ALL of the following three conditions are met:

1. $V C C$ and $V C C I$ are above the minimum specified trip points (Figure 2-2 on page 2-5).
2. $\mathrm{VCCI}>\mathrm{VCC}-0.75 \mathrm{~V}$ (typical)
3. Chip is in the operating mode.

## VCCI Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V
Ramping down: $0.5 \mathrm{~V}<$ trip_point_down $<1.1 \mathrm{~V}$

## VCC Trip Point:

Ramping up: $0.6 \mathrm{~V}<$ trip_point_up $<1.1 \mathrm{~V}$
Ramping down: 0.5 V < trip_point_down < 1 V
VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.


## PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper power-up behavior. Power ramp-up should be monotonic at least until VCC and VCCPLLX exceed brownout activation levels. The VCC activation level is specified as 1.1 V worst-case (see Figure 2-2 on page 2-5 for more details).
When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels ( $0.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$ ), the PLL output lock signal goes low and/or the output clock is lost. Refer to the "Power-Up/Down Behavior of Low Power Flash Devices" chapter of the ProASIC3 FPGA Fabric User's Guide for information on clock and lock recovery.

## Internal Power-Up Activation Sequence

1. Core
2. Input buffers

Output buffers, after 200 ns delay from input buffer activation.

## Thermal Characteristics

## Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.
EQ can be used to calculate junction temperature.

$$
\mathrm{T}_{\mathrm{J}}=\text { Junction Temperature }=\Delta \mathrm{T}+\mathrm{T}_{\mathrm{A}}
$$

where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature
$\Delta \mathrm{T}=$ Temperature gradient between junction (silicon) and ambient $\Delta \mathrm{T}=\theta_{\mathrm{ja}}{ }^{*} \mathrm{P}$
$\theta_{\mathrm{ja}}=$ Junction-to-ambient of the package. $\theta_{\mathrm{ja}}$ numbers are located in Table 2-5 on page 2-6.
$\mathrm{P}=$ Power dissipation


Figure 2-2 • I/O State as a Function of VCCI and VCC Voltage Levels

## Package Thermal Characteristics

The device junction-to-case thermal resistivity is $\theta_{\mathrm{jc}}$ and the junction-to-ambient air thermal resistivity is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{j} a}$ are shown for two air flow rates.

The absolute maximum junction temperature is $100^{\circ} \mathrm{C}$. EQ 1 shows a sample calculation of the absolute maximum power dissipation allowed for a 484-pin FBGA package at commercial temperature and in still air.
Maximum Power Allowed $=\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\text { Max. ambient temp. }\left({ }^{\circ} \mathrm{C}\right)}{\theta_{j a}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{100^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}}{20.5^{\circ} \mathrm{C} / \mathrm{W}}=1.463 \dot{\mathrm{~W}}$

Table 2-5 • Package Thermal Resistivities

| Package Type | Device | Pin Count | $\theta_{\text {jc }}$ | $\theta_{\text {ja }}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Still Air | $200 \mathrm{ft} / \mathrm{min}$ | $500 \mathrm{ft} / \mathrm{min}$ |  |
| Quad Flat No Lead | A3P030 | 132 | 0.4 | 21.4 | 16.8 | 15.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P060 | 132 | 0.3 | 21.2 | 16.6 | 15.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P125 | 132 | 0.2 | 21.1 | 16.5 | 14.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P250 | 132 | 0.1 | 21.0 | 16.4 | 14.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Quad Flat Pack (VQFP) | All devices | 100 | 10.0 | 35.3 | 29.4 | 27.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thin Quad Flat Pack (TQFP) | All devices | 144 | 11.0 | 33.5 | 28.0 | 25.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack (PQFP) | All devices | 208 | 8.0 | 26.1 | 22.5 | 20.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Fine Pitch Ball Grid Array (FBGA) | See note* | 144 | 3.8 | 26.9 | 22.9 | 21.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | See note* | 256 | 3.8 | 26.6 | 22.8 | 21.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | See note* | 484 | 3.2 | 20.5 | 17.0 | 15.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P1000 | 144 | 6.3 | 31.6 | 26.2 | 24.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P1000 | 256 | 6.6 | 28.1 | 24.4 | 22.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | A3P1000 | 484 | 8.0 | 23.3 | 19.0 | 16.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Note: *This information applies to all ProASIC3 devices except the A3P1000. Detailed device/package thermal information will be available in future revisions of the datasheet.

## Temperature and VoItage Derating Factors

Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays (normalized to $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$ )

| Array Voltage VCC <br> $(\mathbf{V})$ | Junction Temperature $\left({ }^{\circ} \mathbf{C}\right)$ |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{- 4 0} \mathbf{C}$ | $\mathbf{0}^{\circ} \mathbf{C}$ | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ | $\mathbf{8 5}^{\circ} \mathbf{C}$ | $\mathbf{1 0 0}^{\circ} \mathbf{C}$ |
| 1.425 | 0.88 | 0.93 | 0.95 | 1.00 | 1.02 | 1.04 |
| 1.500 | 0.83 | 0.88 | 0.90 | 0.95 | 0.96 | 0.98 |
| 1.575 | 0.80 | 0.84 | 0.87 | 0.91 | 0.93 | 0.94 |

## Calculating Power Dissipation

## Quiescent Supply Current

Table 2-7 • Quiescent Supply Current Characteristics

|  | A3P015 | A3P030 | A3P060 | A3P125 | A3P250 | A3P400 | A3P600 | A3P1000 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical ( $25^{\circ} \mathrm{C}$ ) | 2 mA | 2 mA | 2 mA | 2 mA | 3 mA | 3 mA | 5 mA | 8 mA |
| Max. (Commercial) | 10 mA | 10 mA | 10 mA | 10 mA | 20 mA | 20 mA | 30 mA | 50 mA |
| Max. (Industrial) | 15 mA | 15 mA | 15 mA | 15 mA | 30 mA | 30 mA | 45 mA | 75 mA |

Note: IDD Includes VCC, VPUMP, VCCI, and VMV currents. Values do not include I/O static contribution, which is shown in Table 2-11 and Table 2-12 on page 2-9.

## Power per I/O Pin

Table 2-8 • Summary of I/O Input Buffer Power (Per Pin) - Default I/O Software Settings Applicable to Advanced I/O Banks

|  | VMV (V) | Static Power $\mathrm{P}_{\mathrm{DC} 2}(\mathrm{~mW})^{1}$ | Dynamic Power PAC9 $(\mu \mathrm{W} / \mathrm{MHz})^{2}$ |
| :---: | :---: | :---: | :---: |
| Single-Ended |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 3.3 | - | 16.22 |
| 3.3 V LVCMOS Wide Range ${ }^{3}$ | 3.3 | - | 16.22 |
| 2.5 V LVCMOS | 2.5 | - | 5.12 |
| 1.8 V LVCMOS | 1.8 | - | 2.13 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | - | 1.45 |
| 3.3 V PCI | 3.3 | - | 18.11 |
| 3.3 V PCI-X | 3.3 | - | 18.11 |
| Differential |  |  |  |
| LVDS | 2.5 | 2.26 | 1.20 |
| LVPECL | 3.3 | 5.72 | 1.87 |

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) - Default I/O Software Settings Applicable to Standard Plus I/O Banks

|  | VMV (V) | Static Power <br> PDC2 $(\mathrm{mW})$${ }^{\mathbf{1}}$ | Dynamic Power <br> PAC9 $(\boldsymbol{\mu W} / \mathrm{MHz})^{2}$ |
| :--- | :---: | :---: | :---: |
|  |  |  |  |
| Single-Ended |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 3.3 | - | 16.23 |
| 3.3 V LVCMOS Wide Range ${ }^{3}$ | 3.3 | - | 16.23 |

Notes:

1. $P D C 2$ is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-9 • Summary of I/O Input Buffer Power (Per Pin) - Default I/O Software Settings Applicable to Standard Plus I/O Banks

|  | VMV (V) | Static Power <br> PDC2 $(\mathbf{m W})$ <br> $\mathbf{1}$ | Dynamic Power <br> PAC9 $(\boldsymbol{\mu W} / \mathbf{M H z})^{2}$ |
| :--- | :---: | :---: | :---: |
| 2.5 V LVCMOS | 2.5 | - | 5.14 |
| 1.8 V LVCMOS | 1.8 | - | 2.13 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | - | 1.48 |
| 3.3 V PCI | 3.3 | - | 18.13 |
| 3.3 V PCI-X | 3.3 | - | 18.13 |

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

## Table 2-10 • Summary of I/O Input Buffer Power (Per Pin) - Default I/O Software Settings

 Applicable to Standard I/O Banks|  | VMV (V) | Static Power <br> PDC2 (mW) ${ }^{\mathbf{1}}$ | Dynamic Power <br> PAC9 ( $\boldsymbol{\mu W} / \mathrm{MHz})^{2}$ |
| :--- | :---: | :---: | :---: |
| Single-Ended |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 3.3 | - | 17.24 |
| 3.3 V LVCMOS Wide Range ${ }^{3}$ | 3.3 | - | 17.24 |
| 2.5 V LVCMOS | 2.5 | - | 5.19 |
| 1.8 V LVCMOS | 1.8 | - | 2.18 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | - | 1.52 |

Notes:

1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-11•Summary of I/O Output Buffer Power (per pin) - Default I/O Software Settings ${ }^{1}$ Applicable to Advanced I/O Banks

|  | $\mathrm{C}_{\text {LOAD }}(\mathrm{pF})$ | VCCI (V) | Static Power PDC3 (mW) ${ }^{2}$ | Dynamic Power PAC10 $(\mu \mathrm{W} / \mathrm{MHz})^{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Single-Ended |  |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 35 | 3.3 | - | 468.67 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | 35 | 3.3 | - | 468.67 |
| 2.5 V LVCMOS | 35 | 2.5 | - | 267.48 |
| 1.8V LVCMOS | 35 | 1.8 | - | 149.46 |
| 1.5 V LVCMOS (JESD8-11) | 35 | 1.5 | - | 103.12 |
| 3.3 V PCI | 10 | 3.3 | - | 201.02 |
| $3.3 \mathrm{~V} \mathrm{PCI}-\mathrm{X}$ | 10 | 3.3 | - | 201.02 |
| Differential |  |  |  |  |
| LVDS | - | 2.5 | 7.74 | 88.92 |
| LVPECL | - | 3.3 | 19.54 | 166.52 |

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. PDC3 is the static power (where applicable) measured on VCCI.
3. PAC10 is the total dynamic power measured on VCC and VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-12•Summary of I/O Output Buffer Power (Per Pin) - Default I/O Software Settings ${ }^{1}$ Applicable to Standard Plus I/O Banks

|  | $\mathrm{C}_{\text {LOAD }}(\mathrm{pF})$ | VCCI (V) | Static Power PDC3 (mW) ${ }^{2}$ | Dynamic Power PAC10 $(\mu \mathrm{W} / \mathrm{MHz})^{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Single-Ended |  |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 35 | 3.3 | - | 452.67 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | 35 | 3.3 | - | 452.67 |
| 2.5 V LVCMOS | 35 | 2.5 | - | 258.32 |
| 1.8 V LVCMOS | 35 | 1.8 | - | 133.59 |
| 1.5 V LVCMOS (JESD8-11) | 35 | 1.5 | - | 92.84 |
| 3.3 V PCI | 10 | 3.3 | - | 184.92 |
| $3.3 \mathrm{~V} \mathrm{PCI-X}$ | 10 | 3.3 | - | 184.92 |

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. $P_{D C 3}$ is the static power (where applicable) measured on VMV.
3. $P_{A C 10}$ is the total dynamic power measured on VCC and VMV.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-13 • Summary of I/O Output Buffer Power (Per Pin) - Default I/O Software Settings ${ }^{1}$ Applicable to Standard I/O Banks

|  | $\mathrm{C}_{\text {LOAD }}(\mathrm{pF})$ | VCCI (V) | Static Power PDC3 (mW) ${ }^{2}$ | Dynamic Power PAC10 $(\mu \mathrm{W} / \mathrm{MHz})^{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| Single-Ended |  |  |  |  |
| 3.3 V LVTTL / 3.3 V LVCMOS | 35 | 3.3 | - | 431.08 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | 35 | 3.3 | - | 431.08 |
| 2.5 V LVCMOS | 35 | 2.5 | - | 247.36 |
| 1.8 V LVCMOS | 35 | 1.8 | - | 128.46 |
| 1.5 V LVCMOS (JESD8-11) | 35 | 1.5 | - | 89.46 |

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
2. $P_{D C 3}$ is the static power (where applicable) measured on VCCI.
3. $P_{A C 10}$ is the total dynamic power measured on VCC and VCCI.
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

## Power Consumption of Various Internal Resources

Table 2-14 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices

|  |  | Device Specific Dynamic Contributions ( $\mu \mathrm{W} / \mathrm{MHz}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Definition | 응 을 ले | O <br> 0 <br> 0 <br> 1 <br> 1 | O ¢ d ¢ | ¢ | $\stackrel{\sim}{\sim}$ |  | 응 |  |
| PAC1 | Clock contribution of a Global Rib | 14.50 | 12.80 | 12.80 | 11.00 | 11.00 | 9.30 | 9.30 | 9.30 |
| PAC2 | Clock contribution of a Global Spine | 2.48 | 1.85 | 1.35 | 1.58 | 0.81 | 0.81 | 0.41 | 0.41 |
| PAC3 | Clock contribution of a VersaTile row | 0.81 |  |  |  |  |  |  |  |
| PAC4 | Clock contribution of a VersaTile used as a sequential module | 0.12 |  |  |  |  |  |  |  |
| PAC5 | First contribution of a VersaTile used as a sequential module | 0.07 |  |  |  |  |  |  |  |
| PAC6 | Second contribution of a VersaTile used as a sequential module | 0.29 |  |  |  |  |  |  |  |
| PAC7 | Contribution of a VersaTile used as a combinatorial Module | 0.29 |  |  |  |  |  |  |  |
| PAC8 | Average contribution of a routing net | 0.70 |  |  |  |  |  |  |  |
| PAC9 | Contribution of an I/O input pin (standard dependent) | See Table 2-8 on page 2-7 through Table 2-10 on page 2-8. |  |  |  |  |  |  |  |
| PAC10 | Contribution of an I/O output pin (standard dependent) | See Table 2-11 on page 2-9 through Table 2-13 on page 2-10. |  |  |  |  |  |  |  |
| PAC11 | Average contribution of a RAM block during a read operation | 25.00 |  |  |  |  |  |  |  |
| PAC12 | Average contribution of a RAM block during a write operation | 30.00 |  |  |  |  |  |  |  |
| PAC13 | Dynamic contribution for PLL | 2.60 |  |  |  |  |  |  |  |

Note: *For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi Power spreadsheet calculator or SmartPower tool in Libero SoC software.

Table 2-15 • Different Components Contributing to the Static Power Consumption in ProASIC3 Devices

|  | Definition | Device Specific Static Power (mW) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter |  | 응 |  | O <br> ¢ <br> d <br> c | 으N | $\stackrel{\text { N }}{\stackrel{N}{\Sigma}}$ |  | 응 O M | $\stackrel{n}{8}$ |
| PDC1 | Array static power in Active mode | See Table 2-7 on page 2-7. |  |  |  |  |  |  |  |
| PDC2 | I/O input pin static power (standard-dependent) | See Table 2-8 on page 2-7 through Table 2-10 on page 2-8. |  |  |  |  |  |  |  |
| PDC3 | I/O output pin static power (standard-dependent) | See Table 2-11 on page 2-9 through Table 2-13 on page 2-10. |  |  |  |  |  |  |  |
| PDC4 | Static PLL contribution | 2.55 mW |  |  |  |  |  |  |  |
| PDC5 | Bank quiescent power (VCCI-dependent) | See Table 2-7 on page 2-7. |  |  |  |  |  |  |  |

Note: *For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi Power spreadsheet calculator or SmartPower tool in Libero SoC software.

## Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in Libero SoC software.
The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-16 on page 2-14.
- Enable rates of output buffers-guidelines are provided for typical applications in Table 2-17 on page 2-14.
- Read rate and write rate to the memory-guidelines are provided for typical applications in Table 2-17 on page 2-14. The calculation should be repeated for each clock domain defined in the design.


## Methodology

Total Power Consumption- $P_{\text {total }}$
$\mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\text {STAT }}+\mathrm{P}_{\text {DYN }}$
$P_{\text {STAT }}$ is the total static power consumption.
$P_{\text {DYN }}$ is the total dynamic power consumption.
Total Static Power Consumption-P STAT
$P_{\text {STAT }}=P_{\text {DC1 }}+N_{\text {INPUTS }}{ }^{*} P_{\text {DC2 }}+N_{\text {OUTPUTS }}{ }^{*} P_{\text {DC3 }}$
$\mathrm{N}_{\text {Inputs }}$ is the number of I/O input buffers used in the design.
Noutputs is the number of I/O output buffers used in the design.
Total Dynamic Power Consumption- $P_{\text {DYN }}$
$\mathrm{P}_{\text {dyn }}=\mathrm{P}_{\text {clock }}+\mathrm{P}_{\text {S-Cell }}+\mathrm{P}_{\text {C-Cell }}+\mathrm{P}_{\text {Net }}+\mathrm{P}_{\text {Inputs }}+$ Poutputs $+\mathrm{P}_{\text {Memory }}+\mathrm{P}_{\text {PLL }}$
Global Clock Contribution- $P_{\text {cLock }}$
$\mathrm{P}_{\text {CLOCK }}=\left(\mathrm{P}_{\mathrm{AC} 1}+\mathrm{N}_{\text {SPINE }}{ }^{*} \mathrm{P}_{\mathrm{AC} 2}+\mathrm{N}_{\text {ROW }}{ }^{*} \mathrm{P}_{\mathrm{AC} 3}+\mathrm{N}_{\text {S-CELL }}{ }^{*} \mathrm{P}_{\mathrm{AC} 4}\right)^{*} \mathrm{~F}_{\mathrm{CLK}}$
$N_{\text {SPINE }}$ is the number of global spines used in the user design-guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the ProASIC3 FPGA Fabric User's Guide.
$\mathrm{N}_{\text {ROW }}$ is the number of VersaTile rows used in the design—guidelines are provided in the "Spine Architecture" section of the Global Resources chapter in the ProASIC3 FPGA Fabric User's Guide.
$\mathrm{F}_{\text {CLK }}$ is the global clock signal frequency.
$\mathrm{N}_{\text {S-CELL }}$ is the number of VersaTiles used as sequential modules in the design.
$\mathrm{P}_{\mathrm{AC} 1}, \mathrm{P}_{\mathrm{AC} 2}, \mathrm{P}_{\mathrm{AC}}$, and $\mathrm{P}_{\mathrm{AC}}$ are device-dependent.

## Sequential Cells Contribution- $P_{S-C E L L}$

$\mathrm{P}_{\mathrm{S}-\mathrm{CELL}}=\mathrm{N}_{\mathrm{S}-\mathrm{CELL}} *\left(\mathrm{P}_{\mathrm{AC} 5}+\alpha_{1} / 2{ }^{*} \mathrm{P}_{\mathrm{AC} 6}\right){ }^{*} \mathrm{~F}_{\mathrm{CLK}}$
$N_{\text {S-CELL }}$ is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1 .
$\alpha_{1}$ is the toggle rate of VersaTile outputs-guidelines are provided in Table 2-16 on page 2-14.
$\mathrm{F}_{\text {CLK }}$ is the global clock signal frequency.
Combinatorial Cells Contribution- $P_{\text {C-CELL }}$
$\mathrm{P}_{\mathrm{C}-\mathrm{CELL}}=\mathrm{N}_{\mathrm{C}-\mathrm{CELL}}{ }^{*} \alpha_{1} / 2{ }^{*} \mathrm{P}_{\mathrm{AC7} 7}{ }^{*} \mathrm{~F}_{\mathrm{CLK}}$
$\mathrm{N}_{\mathrm{C} \text {-CELL }}$ is the number of VersaTiles used as combinatorial modules in the design.
$\alpha_{1}$ is the toggle rate of VersaTile outputs-guidelines are provided in Table 2-16 on page 2-14.
$\mathrm{F}_{\text {CLK }}$ is the global clock signal frequency.
Routing Net Contribution- $P_{\text {NET }}$
$\mathrm{P}_{\mathrm{NET}}=\left(\mathrm{N}_{\mathrm{S}-\mathrm{CELL}}+\mathrm{N}_{\mathrm{C}-\mathrm{CELL}}\right) * \alpha_{1} / 2{ }^{*} \mathrm{P}_{\mathrm{AC} 8} * \mathrm{~F}_{\mathrm{CLK}}$
$\mathrm{N}_{\text {S-CELL }}$ is the number of VersaTiles used as sequential modules in the design.
$\mathrm{N}_{\mathrm{C} \text {-CELL }}$ is the number of VersaTiles used as combinatorial modules in the design.
$\alpha_{1}$ is the toggle rate of VersaTile outputs-guidelines are provided in Table 2-16 on page 2-14.
$\mathrm{F}_{\text {CLK }}$ is the global clock signal frequency.
I/O Input Buffer Contribution- $P_{\text {Inputs }}$
$P_{\text {InPuts }}=N_{\text {InPUTS }}{ }^{*} \alpha_{2} / 2{ }^{*} P_{\text {AC9 }}{ }^{*} F_{\text {CLK }}$
$\mathrm{N}_{\text {INPUTS }}$ is the number of I/O input buffers used in the design.
$\alpha_{2}$ is the I/O buffer toggle rate-guidelines are provided in Table 2-16 on page 2-14.
$\mathrm{F}_{\text {CLK }}$ is the global clock signal frequency.
I/O Output Buffer Contribution-Poutputs
$P_{\text {OUTPUTS }}=N_{\text {OUTPUTS }}{ }^{*} \alpha_{2} / 2 * \beta_{1}{ }^{*} P_{\text {AC } 10} * F_{\text {CLK }}$
$\mathrm{N}_{\text {OUTPUTS }}$ is the number of I/O output buffers used in the design.
$\alpha_{2}$ is the I/O buffer toggle rate-guidelines are provided in Table 2-16 on page 2-14.
$\beta_{1}$ is the I/O buffer enable rate-guidelines are provided in Table 2-17 on page 2-14.
$\mathrm{F}_{\mathrm{CLK}}$ is the global clock signal frequency.

## RAM Contribution- $\mathbf{P}_{\text {MEMORY }}$

$P_{\text {MEMORY }}=P_{\text {AC11 }} * N_{\text {BLOCKS }} *{ }^{*}$ READ-CLOCK ${ }^{*} \beta_{2}+P_{\text {AC12 }} * N_{\text {BLOCK }} * F_{\text {WRITE-CLOCK }} * \beta_{3}$
$N_{\text {BLOCKS }}$ is the number of RAM blocks used in the design.
$\mathrm{F}_{\text {READ-CLOCK }}$ is the memory read clock frequency.
$\beta_{2}$ is the RAM enable rate for read operations.
$\mathrm{F}_{\text {WRITE-CLOCK }}$ is the memory write clock frequency.
$\beta_{3}$ is the RAM enable rate for write operations-guidelines are provided in Table 2-17 on page 2-14.

## PLL Contribution- $P_{\text {PLL }}$

$\mathrm{P}_{\mathrm{PLL}}=\mathrm{P}_{\mathrm{DC} 4}+\mathrm{P}_{\mathrm{AC} 13}{ }^{*} \mathrm{~F}_{\text {CLKOUT }}$
$\mathrm{F}_{\text {CLKOUT }}$ is the output clock frequency. ${ }^{1}$

## Guidelines

## Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is $100 \%$, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is $100 \%$ because all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8 -bit counter is $25 \%$ :
- Bit 0 (LSB) $=100 \%$
- Bit $1=50 \%$
- Bit $2=25 \%$
- ...
- Bit 7 (MSB) $=0.78125 \%$
- Average toggle rate $=(100 \%+50 \%+25 \%+12.5 \%+\ldots+0.78125 \%) / 8$


## Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be $100 \%$.

Table 2-16• Toggle Rate Guidelines Recommended for Power Calculation

| Component | Definition | Guideline |
| :--- | :--- | :---: |
| $\alpha_{1}$ | Toggle rate of VersaTile outputs | $10 \%$ |
| $\alpha_{2}$ | I/O buffer toggle rate | $10 \%$ |

Table 2-17 • Enable Rate Guidelines Recommended for Power Calculation

| Component | Definition | Guideline |
| :--- | :--- | :---: |
| $\beta_{1}$ | I/O output buffer enable rate | $100 \%$ |
| $\beta_{2}$ | RAM enable rate for read operations | $12.5 \%$ |
| $\beta_{3}$ | RAM enable rate for write operations | $12.5 \%$ |

1. The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula by adding its corresponding contribution ( $P_{\text {AC14 }}{ }^{*} F_{\text {CLKOUT }}$ product) to the total PLL contribution.

## User I/O Characteristics

## Timing Model



Figure 2-3 • Timing Model
Operating Conditions: -2 Speed, Commercial Temperature Range ( $\mathrm{T}_{\mathrm{J}}=\mathbf{7 0}{ }^{\circ} \mathrm{C}$ ), Worst Case VCC $=1.425$ V


Figure 2-4• Input Buffer Timing Model and Delays (Example)


Figure 2-5 • Output Buffer Model and Delays (Example)


Figure 2-6• Tristate Output Buffer Timing Model and Delays (Example)

## Overview of I/O Performance

## Summary of I/O DC Input and Output Levels - Default I/O Software Settings

Table 2-18 - Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions-Software Default Settings
Applicable to Advanced I/O Banks

| I/O Standard | Drive Strength | Equiv. <br> Software <br> Default <br> Drive <br> Strength <br> Option | Slew Rate | VIL |  | VIH |  | VOL | VOH | $\left\|\begin{array}{c} \mathrm{IOL}^{1} \\ \mathrm{~mA} \end{array}\right\|$ | $\begin{array}{\|c} \mathrm{IOH}^{1} \\ \mathrm{~mA} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\underset{\text { Vin }}{\text { Min }}$ | $\underset{\text { V }}{\operatorname{Max}}$ | $\underset{\text { V }}{\text { Min }}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\underset{\text { V }}{\operatorname{Max}}$ | $\begin{gathered} \text { Min } \\ \text { V } \end{gathered}$ |  |  |
| $\begin{aligned} & \text { 3.3 V LVTTL / } \\ & \text { 3.3 V } \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 |
| 3.3 V <br> LVCMOS <br> Wide Range ${ }^{3}$ | $100 \mu \mathrm{~A}$ | 12 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.2 | $\mathrm{VCCI}-0.2$ | 0.1 | 0.1 |
| $\begin{aligned} & 2.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 12 | 12 |
| $\begin{aligned} & 1.8 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 12 | 12 |
| $\begin{aligned} & 1.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.6 | 0.25 * VCCI | 0.75 * VCCI | 12 | 12 |
| 3.3 V PCI | Per PCI specifications |  |  |  |  |  |  |  |  |  |  |
| 3.3 V PCI-X | Per PCI-X specifications |  |  |  |  |  |  |  |  |  |  |

Notes:

1. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
2. 3.3 V LVCMOS wide range is applicable to $100 \mu \mathrm{~A}$ drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
3. AII LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-19 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions-Software Default Settings
Applicable to Standard Plus I/O Banks

| I/O Standard | Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{2}$ | Slew Rate | VIL |  | VIH |  | $\begin{gathered} \hline \text { VOL } \\ \hline \\ \text { Max } \\ \text { V } \end{gathered}$ | VOH <br> Min <br> V | $\left(\left.\begin{array}{c} \mathrm{IOL}^{1} \\ \mathrm{~mA} \end{array} \right\rvert\,\right.$ | $\begin{gathered} \mathrm{IOH}^{1} \\ \mathrm{~mA} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\underset{V}{\operatorname{Min}}$ | $\underset{\text { V }}{\operatorname{Max}}$ | $\begin{gathered} \text { Min } \\ V \end{gathered}$ | $\left\|\begin{array}{c} \operatorname{Max} \\ \mathbf{V} \end{array}\right\|$ |  |  |  |  |
| $\begin{aligned} & 3.3 \mathrm{~V} \text { LVTTL / } \\ & 3.3 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 |
| 3.3 V LVCMOS Wide Range ${ }^{3}$ | $100 \mu \mathrm{~A}$ | 12 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.2 | $\mathrm{VCCI}-0.2$ | 0.1 | 0.1 |
| $\begin{aligned} & 2.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 12 mA | 12 mA | High | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 12 | 12 |
| $\begin{aligned} & 1.8 \mathrm{~V} \\ & \mathrm{LVCMOS} \end{aligned}$ | 8 mA | 8 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\begin{gathered} \hline \mathrm{VCCI}- \\ 0.45 \end{gathered}$ | 8 | 8 |
| 1.5 V <br> LVCMOS | 4 mA | 4 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.6 | 0.25 * VCCI | 0.75 * VCCI | 4 | 4 |
| 3.3 V PCI | Per PCI specifications |  |  |  |  |  |  |  |  |  |  |
| $3.3 \mathrm{~V} \mathrm{PCI-X}$ | Per PCI-X specifications |  |  |  |  |  |  |  |  |  |  |

Notes:

1. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
2. 3.3 V LVCMOS wide range is applicable to $100 \mu \mathrm{~A}$ drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
3. AII LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-20 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions-Software Default Settings Applicable to Standard I/O Banks

| I/O Standard | Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{2}$ | Slew <br> Rate | VIL |  | VIH |  | VOL <br> Max <br> V | VOH <br> Min <br> V | $\left\|\begin{array}{c} \mathrm{IOL}^{1} \\ \mathrm{~mA} \end{array}\right\|$ | $\left\|\begin{array}{c} \mathrm{IOH}^{1} \\ \mathrm{~mA} \end{array}\right\|$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \mathrm{Min} \\ \mathrm{~V} \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Min } \\ \mathbf{V} \end{gathered}$ | $\left\|\begin{array}{c} \operatorname{Max} \\ \mathbf{V} \end{array}\right\|$ |  |  |  |  |
| $\begin{aligned} & \text { 3.3 V LVTTL / } \\ & 3.3 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 8 mA | 8 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 |
| $\begin{aligned} & \hline 3.3 \mathrm{~V} \\ & \text { LVCMOS } \\ & \text { Wide Range } \end{aligned}$ | $100 \mu \mathrm{~A}$ | 8 mA | High | -0.3 | 0.8 | 2 | 3.6 | 0.2 | $\mathrm{VCCI}-0.2$ | 0.1 | 0.1 |
| $\begin{aligned} & 2.5 \mathrm{~V} \\ & \mathrm{LVCMOS} \end{aligned}$ | 8 mA | 8 mA | High | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 8 | 8 |
| $\begin{aligned} & \hline 1.8 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 4 mA | 4 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 4 | 4 |
| $\begin{aligned} & 1.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 2 mA | 2 mA | High | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.25 * VCCI | 0.75 * VCCI | 2 | 2 |

Notes:

1. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
2. 3.3 V LVCMOS wide range is applicable to $100 \mu A$ drive strength only. The configuration will NOT operate at the equivalent software default drive strength. These values are for Normal Ranges ONLY.
3. All LVCMOS 3.3V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-21 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

| DC I/O Standards | Commercial ${ }^{1}$ |  | Industrial ${ }^{2}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | IIL ${ }^{3}$ | $1 \mathrm{IH}{ }^{4}$ | IIL ${ }^{3}$ | $\mathrm{IIH}^{4}$ |
|  | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ |
| 3.3 V LVTTL / 3.3 V LVCMOS | 10 | 10 | 15 | 15 |
| 3.3 V LVCMOS Wide Range | 10 | 10 | 15 | 15 |
| 2.5 V LVCMOS | 10 | 10 | 15 | 15 |
| 1.8 V LVCMOS | 10 | 10 | 15 | 15 |
| 1.5 V LVCMOS | 10 | 10 | 15 | 15 |
| 3.3 V PCI | 10 | 10 | 15 | 15 |
| 3.3 V PCI-X | 10 | 10 | 15 | 15 |

## Notes:

1. Commercial range $\left(0^{\circ} \mathrm{C}<T_{A}<70^{\circ} \mathrm{C}\right)$
2. Industrial range $\left(-40^{\circ} \mathrm{C}<T_{A}<85^{\circ} \mathrm{C}\right)$
3. IIL is the input leakage current per I/O pin over recommended operation conditions where
$-0.3 V<V_{I N}<V_{I L}$.
4. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

## Summary of I/O Timing Characteristics - Default I/O Software Settings

Table 2-22•Summary of AC Measuring Points

| Standard | Measuring Trip Point ( $\mathrm{V}_{\text {trip }}$ ) |
| :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 1.4 V |
| 3.3 V LVCMOS Wide Range | 1.4 V |
| 2.5 V LVCMOS | 1.2 V |
| 1.8 V LVCMOS | 0.90 V |
| 1.5 V LVCMOS | 0.75 V |
| 3.3 V PCI | 0.285 * VCCI (RR) |
|  | 0.615 * VCCI (FF) |
| $3.3 \mathrm{~V} \mathrm{PCI-X}$ | 0.285 * VCCI (RR) |
|  | 0.615 * VCCI (FF) |

Table 2-23•I/O AC Parameter Definitions

| Parameter |  |
| :--- | :--- |
| $t_{\text {DP }}$ | Data to Pad delay through the Output Buffer |
| $t_{\text {PY }}$ | Pad to Data delay through the Input Buffer |
| $t_{\text {DOUT }}$ | Data to Output Buffer delay through the I/O interface |
| $t_{\text {EOUT }}$ | Enable to Output Buffer Tristate Control delay through the I/O interface |
| $t_{\text {DIN }}$ | Input Buffer to Data delay through the I/O interface |
| $t_{\text {HZ }}$ | Enable to Pad delay through the Output Buffer-High to Z |
| $t_{\text {ZH }}$ | Enable to Pad delay through the Output Buffer-Z to High |
| $t_{\text {LZ }}$ | Enable to Pad delay through the Output Buffer-Low to Z |
| $t_{\text {ZL }}$ | Enable to Pad delay through the Output Buffer-Z to Low |
| $t_{\text {ZHS }}$ | Enable to Pad delay through the Output Buffer with delayed enable-Z to High |
| $t_{\text {ZLS }}$ | Enable to Pad delay through the Output Buffer with delayed enable-Z to Low |

Table 2-24 • Summary of I/O Timing Characteristics—Software Default Settings -2 Speed Grade, Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI (per standard) Advanced I/O Banks

| I/O Standard |  |  |  |  |  | $\begin{aligned} & 0 \\ & \stackrel{3}{5} \\ & 5 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{n}{5} \\ & \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{y}{c} \\ & \end{aligned}$ | $\begin{gathered} \grave{n} \\ \stackrel{y}{c} \\ \pm \end{gathered}$ | $\begin{aligned} & \widehat{n} \\ & \stackrel{5}{c} \\ & 5 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{\pi}{E} \\ & \stackrel{N}{N} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { C } \\ & \text { I } \end{aligned}$ | $\begin{aligned} & N \\ & \stackrel{n}{N} \\ & \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{N}{N} \\ & \end{aligned}$ | $$ | $\begin{aligned} & \text { n } \\ & \stackrel{y}{n} \\ & \\ & \\ & \hline \end{aligned}$ | $\stackrel{n}{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / <br> 3.3 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.64 | 0.03 | 0.76 | 0.32 | 2.69 | 2.11 | 2.40 | 2.68 | 4.36 | 3.78 | ns |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | 12 mA | High | 35 | - | 0.45 | 4.08 | 0.03 | 0.76 | 0.32 | 4.08 | 3.20 | 3.71 | 4.14 | 6.61 | 5.74 | ns |
| 2.5 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.66 | 0.03 | 0.98 | 0.32 | 2.71 | 2.56 | 2.47 | 2.57 | 4.38 | 4.23 | ns |
| 1.8 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.64 | 0.03 | 0.91 | 0.32 | 2.69 | 2.27 | 2.76 | 3.05 | 4.36 | 3.94 | ns |
| 1.5 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 3.05 | 0.03 | 1.07 | 0.32 | 3.10 | 2.67 | 2.95 | 3.14 | 4.77 | 4.34 | ns |
| 3.3 V PCI | $\begin{gathered} \hline \mathrm{Per} \\ \mathrm{PCl} \\ \mathrm{spec} \end{gathered}$ | - | High | 10 | $25^{4}$ | 0.45 | 2.00 | 0.03 | 0.65 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | ns |
| 3.3 V PCI-X | Per PCI-X spec | - | High | 10 | $25^{4}$ | 0.45 | 2.00 | 0.03 | 0.62 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | ns |
| LVDS | 24 mA | - | High | - | - | 0.45 | 1.37 | 0.03 | 1.20 | - | - | - | - | - | - | - | ns |
| LVPECL | 24 mA | - | High | - | - | 0.45 | 1.34 | 0.03 | 1.05 | - | - | - | - | - | - | - | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. AII LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.

Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings -2 Speed Grade, Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI (per standard) Standard Plus I/O Banks

| I/O Standard |  |  | $\begin{aligned} & \pm \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\sim}{4} \\ & \frac{3}{3} \\ & \frac{\omega}{\omega} \end{aligned}$ |  |  | $\begin{aligned} & \widehat{n} \\ & \stackrel{5}{5} \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{\pi}{0} \\ & 0 \\ & \hline \end{aligned}$ |  | $$ | $\begin{aligned} & \text { ⿹\zh26灬 } \\ & \stackrel{5}{5} \\ & \stackrel{\rightharpoonup}{4} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \stackrel{N}{N} \\ & +N \end{aligned}$ |  | $\begin{aligned} & \text { n } \\ & \stackrel{y}{N} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & \text { B } \\ & \\ & \end{aligned}$ | $\begin{aligned} & \text { n } \\ & \stackrel{y}{c} \\ & \\ & \hline \end{aligned}$ | $\begin{aligned} & \bar{n} \\ & \stackrel{n}{n} \\ & \end{aligned}$ | $\stackrel{3}{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / <br> 3.3 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.36 | 0.03 | 0.75 | 0.32 | 2.40 | 1.93 | 2.08 | 2.41 | 4.07 | 3.60 | ns |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | 12 mA | High | 35 | - | 0.45 | 3.65 | 0.03 | 1.14 | 0.32 | 3.65 | 2.93 | 3.22 | 3.72 | 6.18 | 5.46 | ns |
| 2.5 V LVCMOS | 12 mA | 12 mA | High | 35 | - | 0.45 | 2.39 | 0.03 | 0.97 | 0.32 | 2.44 | 2.35 | 2.11 | 2.32 | 4.11 | 4.02 | ns |
| 1.8 V LVCMOS | 8 mA | 8 mA | High | 35 | - | 0.45 | 3.03 | 0.03 | 0.90 | 0.32 | 2.87 | 3.03 | 2.19 | 2.32 | 4.54 | 4.70 | ns |
| 1.5 V LVCMOS | 4 mA | 4 mA | High | 35 | - | 0.45 | 3.61 | 0.03 | 1.06 | 0.32 | 3.35 | 3.61 | 2.26 | 2.34 | 5.02 | 5.28 | ns |
| 3.3 V PCI | Per <br> PCl <br> spec | - | High | 10 | $25^{4}$ | 0.45 | 1.72 | 0.03 | 0.64 | 0.32 | 1.76 | 1.27 | 2.08 | 2.41 | 3.42 | 2.94 | ns |
| 3.3 V PCI-X | Per $\mathrm{PCI}-X$ spec | - | High | 10 | $25^{4}$ | 0.45 | 1.72 | 0.03 | 0.62 | 0.32 | 1.76 | 1.27 | 2.08 | 2.41 | 3.42 | 2.94 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
4. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-11 on page 2-64 for connectivity. This resistor is not required during normal operation.

Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings -2 Speed Grade, Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI (per standard) Standard I/O Banks

| I/O Standard |  |  |  |  |  | $$ |  |  | $\begin{gathered} \widehat{n} \\ \stackrel{y}{c} \end{gathered}$ | $$ | $\begin{aligned} & \stackrel{\pi}{E} \\ & \stackrel{N}{N} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \stackrel{I}{N} \\ & N \end{aligned}$ | $\begin{aligned} & \pi \\ & \stackrel{n}{N} \\ & \end{aligned}$ | $\begin{aligned} & \text { Nan } \\ & \stackrel{N}{N} \\ & \end{aligned}$ | 年 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / <br> 3.3 V LVCMOS | 8 mA | 8 mA | High | 35 | - | 0.45 | 3.29 | 0.03 | 0.75 | 0.32 | 3.36 | 2.80 | 1.79 | 2.01 | ns |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | 8 mA | High | 35 | - | 0.45 | 5.09 | 0.03 | 1.13 | 0.32 | 5.09 | 4.25 | 2.77 | 3.11 | ns |
| 2.5 V LVCMOS | 8 mA | 8 mA | High | 35 | - | 0.45 | 3.56 | 0.03 | 0.96 | 0.32 | 3.40 | 3.56 | 1.78 | 1.91 | ns |
| 1.8 V LVCMOS | 4 mA | 4 mA | High | 35 | - | 0.45 | 4.74 | 0.03 | 0.90 | 0.32 | 4.02 | 4.74 | 1.80 | 1.85 | ns |
| 1.5 V LVCMOS | 2 mA | 2 mA | High | 35 | - | 0.45 | 5.71 | 0.03 | 1.06 | 0.32 | 4.71 | 5.71 | 1.83 | 1.83 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. AII LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## I/O DC Characteristics

Table 2-27• Input Capacitance

| Symbol | Definition | Conditions | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{VIN}=0, \mathrm{f}=1.0 \mathrm{MHz}$ | - | 8 | pF |
| $\mathrm{C}_{\mathrm{INCLK}}$ | Input capacitance on the clock pin | $\mathrm{VIN}=0, \mathrm{f}=1.0 \mathrm{MHz}$ | - | 8 | pF |

Table 2-28•I/O Output Buffer Maximum Resistances ${ }^{1}$
Applicable to Advanced I/O Banks

| Standard | Drive Strength | $\mathrm{R}_{\text {PULL-DOWN }}(\Omega)^{\mathbf{2}}$ | $\mathrm{R}_{\text {PULL-UP }}(\Omega)^{3}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 100 | 300 |
|  | 4 mA | 100 | 300 |
|  | 6 mA | 50 | 150 |
|  | 8 mA | 50 | 150 |
|  | 12 mA | 25 | 75 |
|  | 16 mA | 17 | 50 |
|  | 24 mA | 11 | 33 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 100 | 200 |
|  | 4 mA | 100 | 200 |
|  | 6 mA | 50 | 100 |
|  | 8 mA | 50 | 100 |
|  | 12 mA | 25 | 50 |
|  | 16 mA | 20 | 40 |
|  | 24 mA | 11 | 22 |
| 1.8 V LVCMOS | 2 mA | 200 | 225 |
|  | 4 mA | 100 | 112 |
|  | 6 mA | 50 | 56 |
|  | 8 mA | 50 | 56 |
|  | 12 mA | 20 | 22 |
|  | 16 mA | 20 | 22 |
| 1.5 V LVCMOS | 2 mA | 200 | 224 |
|  | 4 mA | 100 | 112 |
|  | 6 mA | 67 | 75 |
|  | 8 mA | 33 | 37 |
|  | 12 mA | 33 | 37 |
| 3.3 V PCI/PCI-X | Per PCI/PCI-X specification | 25 | 75 |

## Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.
2. $R_{(P U L L-D O W N-M A X)}=(V O L s p e c) / I O L s p e c$
3. $R_{\text {(PULL-UP-MAX) }}=($ VCCImax -VOHspec$) /$ IOHspec
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-29• I/O Output Buffer Maximum Resistances ${ }^{1}$
Applicable to Standard Plus I/O Banks

| Standard | Drive Strength | $\mathbf{R}_{\text {PULL-DOWN }}(\Omega)^{\mathbf{2}}$ | $\mathrm{R}_{\text {PULL-UP }}(\Omega)^{3}$ |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 3.3 V LVTTL / } 3.3 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | 2 mA | 100 | 300 |
|  | 4 mA | 100 | 300 |
|  | 6 mA | 50 | 150 |
|  | 8 mA | 50 | 150 |
|  | 12 mA | 25 | 75 |
|  | 16 mA | 25 | 75 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 100 | 200 |
|  | 4 mA | 100 | 200 |
|  | 6 mA | 50 | 100 |
|  | 8 mA | 50 | 100 |
|  | 12 mA | 25 | 50 |
| 1.8 V LVCMOS | 2 mA | 200 | 225 |
|  | 4 mA | 100 | 112 |
|  | 6 mA | 50 | 56 |
|  | 8 mA | 50 | 56 |
| 1.5 V LVCMOS | 2 mA | 200 | 224 |
|  | 4 mA | 100 | 112 |
| $3.3 \mathrm{~V} \mathrm{PCI} / \mathrm{PCI}-\mathrm{X}$ | Per PCI/PCI-X specification | 25 | 75 |

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.
2. $R_{(P U L L-D O W N-M A X)}=(V O L s p e c) / I O L s p e c$
3. $R_{(P U L L-U P-M A X)}=(V C C I m a x-V O H s p e c) / I O H s p e c$
4. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

Table 2-30 • I/O Output Buffer Maximum Resistances ${ }^{1}$ Applicable to Standard I/O Banks

| Standard | Drive Strength | $R_{\text {PULL-DOWN }}$ $(\Omega)^{2}$ | $\mathbf{R}_{(\Omega)^{3}}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 100 | 300 |
|  | 4 mA | 100 | 300 |
|  | 6 mA | 50 | 150 |
|  | 8 mA | 50 | 150 |
| 3.3 V LVCMOS Wide Range ${ }^{4}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 100 | 200 |
|  | 4 mA | 100 | 200 |
|  | 6 mA | 50 | 100 |
|  | 8 mA | 50 | 100 |
| 1.8 V LVCMOS | 2 mA | 200 | 225 |
|  | 4 mA | 100 | 112 |
| 1.5 V LVCMOS | 2 mA | 200 | 224 |

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on VCCI, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located at http://www.microsemi.com/soc/download/ibis/default.aspx.
2. $R_{(P U L L-D O W N-M A X)}=(V O L s p e c) / I O L s p e c$
3. $R_{\text {(PULL-UP-MAX) }}=($ VCCImax -VOHspec$) /$ IOHspec
4. All LVCMOS 3.3 V software macros support LVCMOS $3.3 V$ wide range as specified in the JESD-8B specification.

Table 2-31• I/O Weak Pull-Up/Pull-Down Resistances Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

| VCCI | $\mathbf{R}_{\text {(WEAK PULL-UP) }}{ }^{1}$ <br> $(\Omega)$ |  | $\mathbf{R}_{(\text {WEAK PULL-DOWN })}{ }^{2}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| 3.3 V | 10 k | 45 k | 10 k | 45 k |
| 3.3 V (wide range I/Os) | 10 k | 45 k | 10 k | 45 k |
| 2.5 V | 11 k | 55 k | 12 k | 74 k |
| 1.8 V | 18 k | 70 k | 17 k | 110 k |
| 1.5 V | 19 k | 90 k | 19 k | 140 k |

Notes:

1. $R_{\text {(WEAK PULL-UP-MAX) }}=\left(V C C I ~_{\text {MAX }}-V O H_{\text {spec }}\right) / I_{\text {(WEAK PULL-UP-MIN })}$
2. $R_{\text {(WEAK PULL-DOWN-MAX) }}=\left(V O L_{\text {spec }}\right) / I_{\text {(WEAK PULL-DOWN-MIN })}$

Table 2-32• I/O Short Currents IOSH/IOSL
Applicable to Advanced I/O Banks

|  | Drive Strength | IOSL (mA) ${ }^{1}$ | IOSH (mA) ${ }^{1}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 27 | 25 |
|  | 4 mA | 27 | 25 |
|  | 6 mA | 54 | 51 |
|  | 8 mA | 54 | 51 |
|  | 12 mA | 109 | 103 |
|  | 16 mA | 127 | 132 |
|  | 24 mA | 181 | 268 |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 18 | 16 |
|  | 4 mA | 18 | 16 |
|  | 6 mA | 37 | 32 |
|  | 8 mA | 37 | 32 |
|  | 12 mA | 74 | 65 |
|  | 16 mA | 87 | 83 |
|  | 24 mA | 124 | 169 |
| 1.8 V LVCMOS | 2 mA | 11 | 9 |
|  | 4 mA | 22 | 17 |
|  | 6 mA | 44 | 35 |
|  | 8 mA | 51 | 45 |
|  | 12 mA | 74 | 91 |
|  | 16 mA | 74 | 91 |
| 1.5 V LVCMOS | 2 mA | 16 | 13 |
|  | 4 mA | 33 | 25 |
|  | 6 mA | 39 | 32 |
|  | 8 mA | 55 | 66 |
|  | 12 mA | 55 | 66 |
| $3.3 \mathrm{~V} \mathrm{PCI} / \mathrm{PCI}-\mathrm{X}$ | Per PCI/PCI-X specification | 109 | 103 |

## Notes:

1. $T_{J}=100^{\circ} \mathrm{C}$
2. Applicable to 3.3 V LVCMOS Wide Range. IOSL $/ I_{\text {OSH }}$ dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.

Table 2-33 • I/O Short Currents IOSH/IOSL
Applicable to Standard Plus I/O Banks

|  | Drive Strength | IOSL (mA) ${ }^{1}$ | IOSH (mA) ${ }^{1}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 27 | 25 |
|  | 4 mA | 27 | 25 |
|  | 6 mA | 54 | 51 |
|  | 8 mA | 54 | 51 |
|  | 12 mA | 109 | 103 |
|  | 16 mA | 109 | 103 |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 18 | 16 |
|  | 4 mA | 18 | 16 |
|  | 6 mA | 37 | 32 |
|  | 8 mA | 37 | 32 |
|  | 12 mA | 74 | 65 |
| 1.8 V LVCMOS | 2 mA | 11 | 9 |
|  | 4 mA | 22 | 17 |
|  | 6 mA | 44 | 35 |
|  | 8 mA | 44 | 35 |
| 1.5 V LVCMOS | 2 mA | 16 | 13 |
|  | 4 mA | 33 | 25 |
| $3.3 \mathrm{~V} \mathrm{PCI} / \mathrm{PCI}-\mathrm{X}$ | Per PCI/PCI-X specification | 109 | 103 |

Notes:

1. $T_{J}=100^{\circ} \mathrm{C}$
2. Applicable to 3.3 V LVCMOS Wide Range. IOSL/IOSH dependent on the I/O buffer drive strength selected for wide range applications. AII LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8$B$ specification.

Table 2-34 • I/O Short Currents IOSH/IOSL Applicable to Standard I/O Banks

|  | Drive Strength | IOSL (mA) ${ }^{1}$ | IOSH (mA) ${ }^{1}$ |
| :---: | :---: | :---: | :---: |
| 3.3 V LVTTL / 3.3 V LVCMOS | 2 mA | 27 | 25 |
|  | 4 mA | 27 | 25 |
|  | 6 mA | 54 | 51 |
|  | 8 mA | 54 | 51 |
| 3.3 V LVCMOS Wide Range ${ }^{2}$ | $100 \mu \mathrm{~A}$ | Same as regular 3.3 V LVCMOS | Same as regular 3.3 V LVCMOS |
| 2.5 V LVCMOS | 2 mA | 18 | 16 |
|  | 4 mA | 18 | 16 |
|  | 6 mA | 37 | 32 |
|  | 8 mA | 37 | 32 |
| 1.8 V LVCMOS | 2 mA | 11 | 9 |
|  | 4 mA | 22 | 17 |
| 1.5 V LVCMOS | 2 mA | 16 | 13 |

Notes:

1. $T_{J}=100^{\circ} \mathrm{C}$
2. Applicable to 3.3 V LVCMOS Wide Range. I ${ }_{\text {OSL }} / I_{\text {OSH }}$ dependent on the I/O buffer drive strength selected for wide range applications. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD-8B specification.

The length of time an I/O can withstand IOSH/IOSL events depends on the junction temperature. The reliability data below is based on a $3.3 \mathrm{~V}, 12 \mathrm{~mA} \mathrm{I} / \mathrm{O}$ setting, which is the worst case for this type of analysis.
For example, at $100^{\circ} \mathrm{C}$, the short current condition would have to be sustained for more than six months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 2-35 • Duration of Short Circuit Event Before Failure

| Temperature | Time before Failure |
| :--- | :---: |
| $-40^{\circ} \mathrm{C}$ | $>20$ years |
| $0^{\circ} \mathrm{C}$ | $>20$ years |
| $25^{\circ} \mathrm{C}$ | $>20$ years |
| $70^{\circ} \mathrm{C}$ | 5 years |
| $85^{\circ} \mathrm{C}$ | 2 years |
| $100^{\circ} \mathrm{C}$ | 0.5 years |

Table 2-36• I/O Input Rise Time, Fall Time, and Related I/O Reliability

| Input Buffer | Input Rise/Fall Time (min) | Input Rise/Fall Time (max) | Reliability |
| :--- | :---: | :---: | :---: |
| LVTTL/LVCMOS | No requirement | $10 \mathrm{~ns}{ }^{*}$ | 20 years $\left(110^{\circ} \mathrm{C}\right)$ |
| LVDS/B-LVDS/ | No requirement | $10 \mathrm{~ns}{ }^{*}$ | 10 years $\left(100^{\circ} \mathrm{C}\right)$ |
| M-LVDS/LVPECL |  |  |  |

Note: *The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Microsemi recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

## Single-Ended I/O Characteristics

### 3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor-Transistor Logic (LVTTL) is a general-purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-37• Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

| 3.3 V LVTTL / <br> 3.3 V LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $1 \mathrm{IH}{ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \text { Min } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathrm{V} \end{gathered}$ | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \mathrm{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | mA | mA | $\begin{aligned} & \hline \operatorname{Max}^{m A^{3}} \end{aligned}$ | $\begin{aligned} & \hline \operatorname{Max}^{m A^{3}} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 27 | 25 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 27 | 25 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 54 | 51 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 54 | 51 | 10 | 10 |
| 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 | 109 | 103 | 10 | 10 |
| 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 16 | 16 | 127 | 132 | 10 | 10 |
| 24 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 24 | 24 | 181 | 268 | 10 | 10 |

Notes.

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at $100^{\circ} \mathrm{C}$ junction temperature and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-38• Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

| $\begin{aligned} & \text { 3.3 V LVTTL / } \\ & \text { 3.3 V LVCMOS } \end{aligned}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $\mathrm{IIH}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \operatorname{Min} \\ V \end{gathered}$ | $\operatorname{Max}$ | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | mA | mA | $\begin{aligned} & \operatorname{Max} \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{aligned} & \hline \operatorname{Max}^{m A^{3}} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 27 | 25 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 27 | 25 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 54 | 51 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 54 | 51 | 10 | 10 |
| 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 12 | 12 | 109 | 103 | 10 | 10 |
| 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 16 | 16 | 109 | 103 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at $100^{\circ} \mathrm{C}$ junction temperature and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-39• Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

| 3.3 V LVTTL / <br> 3.3 V LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $1 \mathrm{IH}{ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \text { V } \end{gathered}$ | $\underset{\mathrm{V}}{\mathrm{Min}}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathrm{V} \end{gathered}$ | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | mA | mA | $\begin{aligned} & \operatorname{Max} \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{aligned} & \operatorname{Max} \\ & \mathrm{mA}^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. $I_{I H}$ is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at $100^{\circ} \mathrm{C}$ junction temperature and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.
$\begin{aligned} & \text { Test Point } \\ & \text { Datapath } \\ & \downarrow \\ & \downarrow\end{aligned} 35 \mathrm{pF}$,


Figure 2-7• AC Loading
Table 2-40 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point $^{*}(\mathbf{V})$ | C $_{\text {LOAD }}$ (pF) |
| :--- | :---: | :---: | :---: |
| 0 | 3.3 | 1.4 | 35 |

Note: $\quad$ *Measuring point $=$ Vtrip. See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-41 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $t_{\text {din }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\text {zLS }}$ | $\mathrm{t}_{\text {ZHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 7.66 | 0.04 | 1.02 | 0.43 | 7.80 | 6.59 | 2.65 | 2.61 | 10.03 | 8.82 | ns |
|  | -1 | 0.56 | 6.51 | 0.04 | 0.86 | 0.36 | 6.63 | 5.60 | 2.25 | 2.22 | 8.54 | 7.51 | ns |
|  | -2 | 0.49 | 5.72 | 0.03 | 0.76 | 0.32 | 5.82 | 4.92 | 1.98 | 1.95 | 7.49 | 6.59 | ns |
| 4 mA | Std. | 0.66 | 7.66 | 0.04 | 1.02 | 0.43 | 7.80 | 6.59 | 2.65 | 2.61 | 10.03 | 8.82 | ns |
|  | -1 | 0.56 | 6.51 | 0.04 | 0.86 | 0.36 | 6.63 | 5.60 | 2.25 | 2.22 | 8.54 | 7.51 | ns |
|  | -2 | 0.49 | 5.72 | 0.03 | 0.76 | 0.32 | 5.82 | 4.92 | 1.98 | 1.95 | 7.49 | 6.59 | ns |
| 6 mA | Std. | 0.66 | 4.91 | 0.04 | 1.02 | 0.43 | 5.00 | 4.07 | 2.99 | 3.20 | 7.23 | 6.31 | ns |
|  | -1 | 0.56 | 4.17 | 0.04 | 0.86 | 0.36 | 4.25 | 3.46 | 2.54 | 2.73 | 6.15 | 5.36 | ns |
|  | -2 | 0.49 | 3.66 | 0.03 | 0.76 | 0.32 | 3.73 | 3.04 | 2.23 | 2.39 | 5.40 | 4.71 | ns |
| 8 mA | Std. | 0.66 | 4.91 | 0.04 | 1.02 | 0.43 | 5.00 | 4.07 | 2.99 | 3.20 | 7.23 | 6.31 | ns |
|  | -1 | 0.56 | 4.17 | 0.04 | 0.86 | 0.36 | 4.25 | 3.46 | 2.54 | 2.73 | 6.15 | 5.36 | ns |
|  | -2 | 0.49 | 3.66 | 0.03 | 0.76 | 0.32 | 3.73 | 3.04 | 2.23 | 2.39 | 5.40 | 4.71 | ns |
| 12 mA | Std. | 0.66 | 3.53 | 0.04 | 1.02 | 0.43 | 3.60 | 2.82 | 3.21 | 3.58 | 5.83 | 5.06 | ns |
|  | -1 | 0.56 | 3.00 | 0.04 | 0.86 | 0.36 | 3.06 | 2.40 | 2.73 | 3.05 | 4.96 | 4.30 | ns |
|  | -2 | 0.49 | 2.64 | 0.03 | 0.76 | 0.32 | 2.69 | 2.11 | 2.40 | 2.68 | 4.36 | 3.78 | ns |
| 16 mA | Std. | 0.66 | 3.33 | 0.04 | 1.02 | 0.43 | 3.39 | 2.56 | 3.26 | 3.68 | 5.63 | 4.80 | ns |
|  | -1 | 0.56 | 2.83 | 0.04 | 0.86 | 0.36 | 2.89 | 2.18 | 2.77 | 3.13 | 4.79 | 4.08 | ns |
|  | -2 | 0.49 | 2.49 | 0.03 | 0.76 | 0.32 | 2.53 | 1.91 | 2.44 | 2.75 | 4.20 | 3.58 | ns |
| 24 mA | Std. | 0.66 | 3.08 | 0.04 | 1.02 | 0.43 | 3.13 | 2.12 | 3.32 | 4.06 | 5.37 | 4.35 | ns |
|  | -1 | 0.56 | 2.62 | 0.04 | 0.86 | 0.36 | 2.66 | 1.80 | 2.83 | 3.45 | 4.57 | 3.70 | ns |
|  | -2 | 0.49 | 2.30 | 0.03 | 0.76 | 0.32 | 2.34 | 1.58 | 2.48 | 3.03 | 4.01 | 3.25 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-42•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $t_{P Y}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $t_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 10.26 | 0.04 | 1.02 | 0.43 | 10.45 | 8.90 | 2.64 | 2.46 | 12.68 | 11.13 | ns |
|  | -1 | 0.56 | 8.72 | 0.04 | 0.86 | 0.36 | 8.89 | 7.57 | 2.25 | 2.09 | 10.79 | 9.47 | ns |
|  | -2 | 0.49 | 7.66 | 0.03 | 0.76 | 0.32 | 7.80 | 6.64 | 1.98 | 1.83 | 9.47 | 8.31 | ns |
| 4 mA | Std. | 0.66 | 10.26 | 0.04 | 1.02 | 0.43 | 10.45 | 8.90 | 2.64 | 2.46 | 12.68 | 11.13 | ns |
|  | -1 | 0.56 | 8.72 | 0.04 | 0.86 | 0.36 | 8.89 | 7.57 | 2.25 | 2.09 | 10.79 | 9.47 | ns |
|  | -2 | 0.49 | 7.66 | 0.03 | 0.76 | 0.32 | 7.80 | 6.64 | 1.98 | 1.83 | 9.47 | 8.31 | ns |
| 6 mA | Std. | 0.66 | 7.27 | 0.04 | 1.02 | 0.43 | 7.41 | 6.28 | 2.98 | 3.04 | 9.65 | 8.52 | ns |
|  | -1 | 0.56 | 6.19 | 0.04 | 0.86 | 0.36 | 6.30 | 5.35 | 2.54 | 2.59 | 8.20 | 7.25 | ns |
|  | -2 | 0.49 | 5.43 | 0.03 | 0.76 | 0.32 | 5.53 | 4.69 | 2.23 | 2.27 | 7.20 | 6.36 | ns |
| 8 mA | Std. | 0.66 | 7.27 | 0.04 | 1.02 | 0.43 | 7.41 | 6.28 | 2.98 | 3.04 | 9.65 | 8.52 | ns |
|  | -1 | 0.56 | 6.19 | 0.04 | 0.86 | 0.36 | 6.30 | 5.35 | 2.54 | 2.59 | 8.20 | 7.25 | ns |
|  | -2 | 0.49 | 5.43 | 0.03 | 0.76 | 0.32 | 5.53 | 4.69 | 2.23 | 2.27 | 7.20 | 6.36 | ns |
| 12 mA | Std. | 0.66 | 5.58 | 0.04 | 1.02 | 0.43 | 5.68 | 4.87 | 3.21 | 3.42 | 7.92 | 7.11 | ns |
|  | -1 | 0.56 | 4.75 | 0.04 | 0.86 | 0.36 | 4.84 | 4.14 | 2.73 | 2.91 | 6.74 | 6.05 | ns |
|  | -2 | 0.49 | 4.17 | 0.03 | 0.76 | 0.32 | 4.24 | 3.64 | 2.39 | 2.55 | 5.91 | 5.31 | ns |
| 16 mA | Std. | 0.66 | 5.21 | 0.04 | 1.02 | 0.43 | 5.30 | 4.56 | 3.26 | 3.51 | 7.54 | 6.80 | ns |
|  | -1 | 0.56 | 4.43 | 0.04 | 0.86 | 0.36 | 4.51 | 3.88 | 2.77 | 2.99 | 6.41 | 5.79 | ns |
|  | -2 | 0.49 | 3.89 | 0.03 | 0.76 | 0.32 | 3.96 | 3.41 | 2.43 | 2.62 | 5.63 | 5.08 | ns |
| 24 mA | Std. | 0.66 | 4.85 | 0.04 | 1.02 | 0.43 | 4.94 | 4.54 | 3.32 | 3.88 | 7.18 | 6.78 | ns |
|  | -1 | 0.56 | 4.13 | 0.04 | 0.86 | 0.36 | 4.20 | 3.87 | 2.82 | 3.30 | 6.10 | 5.77 | ns |
|  | -2 | 0.49 | 3.62 | 0.03 | 0.76 | 0.32 | 3.69 | 3.39 | 2.48 | 2.90 | 5.36 | 5.06 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-43•3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $t_{\text {din }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHs }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 7.20 | 0.04 | 1.00 | 0.43 | 7.34 | 6.29 | 2.27 | 2.34 | 9.57 | 8.52 | ns |
|  | -1 | 0.56 | 6.13 | 0.04 | 0.85 | 0.36 | 6.24 | 5.35 | 1.93 | 1.99 | 8.14 | 7.25 | ns |
|  | -2 | 0.49 | 5.38 | 0.03 | 0.75 | 0.32 | 5.48 | 4.69 | 1.70 | 1.75 | 7.15 | 6.36 | ns |
| 4 mA | Std. | 0.66 | 7.20 | 0.04 | 1.00 | 0.43 | 7.34 | 6.29 | 2.27 | 2.34 | 9.57 | 8.52 | ns |
|  | -1 | 0.56 | 6.13 | 0.04 | 0.85 | 0.36 | 6.24 | 5.35 | 1.93 | 1.99 | 8.14 | 7.25 | ns |
|  | -2 | 0.49 | 5.38 | 0.03 | 0.75 | 0.32 | 5.48 | 4.69 | 1.70 | 1.75 | 7.15 | 6.36 | ns |
| 6 mA | Std. | 0.66 | 4.50 | 0.04 | 1.00 | 0.43 | 4.58 | 3.82 | 2.58 | 2.88 | 6.82 | 6.05 | ns |
|  | -1 | 0.56 | 3.83 | 0.04 | 0.85 | 0.36 | 3.90 | 3.25 | 2.19 | 2.45 | 5.80 | 5.15 | ns |
|  | -2 | 0.49 | 3.36 | 0.03 | 0.75 | 0.32 | 3.42 | 2.85 | 1.92 | 2.15 | 5.09 | 4.52 | ns |
| 8 mA | Std. | 0.66 | 4.50 | 0.04 | 1.00 | 0.43 | 4.58 | 3.82 | 2.58 | 2.88 | 6.82 | 6.05 | ns |
|  | -1 | 0.56 | 3.83 | 0.04 | 0.85 | 0.36 | 3.90 | 3.25 | 2.19 | 2.45 | 5.80 | 5.15 | ns |
|  | -2 | 0.49 | 3.36 | 0.03 | 0.75 | 0.32 | 3.42 | 2.85 | 1.92 | 2.15 | 5.09 | 4.52 | ns |
| 12 mA | Std. | 0.66 | 3.16 | 0.04 | 1.00 | 0.43 | 3.22 | 2.58 | 2.79 | 3.22 | 5.45 | 4.82 | ns |
|  | -1 | 0.56 | 2.69 | 0.04 | 0.85 | 0.36 | 2.74 | 2.20 | 2.37 | 2.74 | 4.64 | 4.10 | ns |
|  | -2 | 0.49 | 2.36 | 0.03 | 0.75 | 0.32 | 2.40 | 1.93 | 2.08 | 2.41 | 4.07 | 3.60 | ns |
| 16 mA | Std. | 0.66 | 3.16 | 0.04 | 1.00 | 0.43 | 3.22 | 2.58 | 2.79 | 3.22 | 5.45 | 4.82 | ns |
|  | -1 | 0.56 | 2.69 | 0.04 | 0.85 | 0.36 | 2.74 | 2.20 | 2.37 | 2.74 | 4.64 | 4.10 | ns |
|  | -2 | 0.49 | 2.36 | 0.03 | 0.75 | 0.32 | 2.40 | 1.93 | 2.08 | 2.41 | 4.07 | 3.60 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-44•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\text {zLS }}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 9.68 | 0.04 | 1.00 | 0.43 | 9.86 | 8.42 | 2.28 | 2.21 | 12.09 | 10.66 | ns |
|  | -1 | 0.56 | 8.23 | 0.04 | 0.85 | 0.36 | 8.39 | 7.17 | 1.94 | 1.88 | 10.29 | 9.07 | ns |
|  | -2 | 0.49 | 7.23 | 0.03 | 0.75 | 0.32 | 7.36 | 6.29 | 1.70 | 1.65 | 9.03 | 7.96 | ns |
| 4 mA | Std. | 0.66 | 9.68 | 0.04 | 1.00 | 0.43 | 9.86 | 8.42 | 2.28 | 2.21 | 12.09 | 10.66 | ns |
|  | -1 | 0.56 | 8.23 | 0.04 | 0.85 | 0.36 | 8.39 | 7.17 | 1.94 | 1.88 | 10.29 | 9.07 | ns |
|  | -2 | 0.49 | 7.23 | 0.03 | 0.75 | 0.32 | 7.36 | 6.29 | 1.70 | 1.65 | 9.03 | 7.96 | ns |
| 6 mA | Std. | 0.66 | 6.70 | 0.04 | 1.00 | 0.43 | 6.82 | 5.89 | 2.58 | 2.74 | 9.06 | 8.12 | ns |
|  | -1 | 0.56 | 5.70 | 0.04 | 0.85 | 0.36 | 5.80 | 5.01 | 2.20 | 2.33 | 7.71 | 6.91 | ns |
|  | -2 | 0.49 | 5.00 | 0.03 | 0.75 | 0.32 | 5.10 | 4.40 | 1.93 | 2.05 | 6.76 | 6.06 | ns |
| 8 mA | Std. | 0.66 | 6.70 | 0.04 | 1.00 | 0.43 | 6.82 | 5.89 | 2.58 | 2.74 | 9.06 | 8.12 | ns |
|  | -1 | 0.56 | 5.70 | 0.04 | 0.85 | 0.36 | 5.80 | 5.01 | 2.20 | 2.33 | 7.71 | 6.91 | ns |
|  | -2 | 0.49 | 5.00 | 0.03 | 0.75 | 0.32 | 5.10 | 4.40 | 1.93 | 2.05 | 6.76 | 6.06 | ns |
| 12 mA | Std. | 0.66 | 5.05 | 0.04 | 1.00 | 0.43 | 5.14 | 4.51 | 2.79 | 3.08 | 7.38 | 6.75 | ns |
|  | -1 | 0.56 | 4.29 | 0.04 | 0.85 | 0.36 | 4.37 | 3.84 | 2.38 | 2.62 | 6.28 | 5.74 | ns |
|  | -2 | 0.49 | 3.77 | 0.03 | 0.75 | 0.32 | 3.84 | 3.37 | 2.09 | 2.30 | 5.51 | 5.04 | ns |
| 16 mA | Std. | 0.66 | 5.05 | 0.04 | 1.00 | 0.43 | 5.14 | 4.51 | 2.79 | 3.08 | 7.38 | 6.75 | ns |
|  | -1 | 0.56 | 4.29 | 0.04 | 0.85 | 0.36 | 4.37 | 3.84 | 2.38 | 2.62 | 6.28 | 5.74 | ns |
|  | -2 | 0.49 | 3.77 | 0.03 | 0.75 | 0.32 | 3.84 | 3.37 | 2.09 | 2.30 | 5.51 | 5.04 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-45 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $t_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathbf{Z L}}$ | $\mathrm{t}_{\mathrm{ZH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{Hz}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 7.07 | 0.04 | 1.00 | 0.43 | 7.20 | 6.23 | 2.07 | 2.15 | ns |
|  | -1 | 0.56 | 6.01 | 0.04 | 0.85 | 0.36 | 6.12 | 5.30 | 1.76 | 1.83 | ns |
|  | -2 | 0.49 | 5.28 | 0.03 | 0.75 | 0.32 | 5.37 | 4.65 | 1.55 | 1.60 | ns |
| 4 mA | Std. | 0.66 | 7.07 | 0.04 | 1.00 | 0.43 | 7.20 | 6.23 | 2.07 | 2.15 | ns |
|  | -1 | 0.56 | 6.01 | 0.04 | 0.85 | 0.36 | 6.12 | 5.30 | 1.76 | 1.83 | ns |
|  | -2 | 0.49 | 5.28 | 0.03 | 0.75 | 0.32 | 5.37 | 4.65 | 1.55 | 1.60 | ns |
| 6 mA | Std. | 0.66 | 4.41 | 0.04 | 1.00 | 0.43 | 4.49 | 3.75 | 2.39 | 2.69 | ns |
|  | -1 | 0.56 | 3.75 | 0.04 | 0.85 | 0.36 | 3.82 | 3.19 | 2.04 | 2.29 | ns |
|  | -2 | 0.49 | 3.29 | 0.03 | 0.75 | 0.32 | 3.36 | 2.80 | 1.79 | 2.01 | ns |
| 8 mA | Std. | 0.66 | 4.41 | 0.04 | 1.00 | 0.43 | 4.49 | 3.75 | 2.39 | 2.69 | ns |
|  | -1 | 0.56 | 3.75 | 0.04 | 0.85 | 0.36 | 3.82 | 3.19 | 2.04 | 2.29 | ns |

Table 2-45 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive <br> Strength | Speed <br> Grade | $\mathbf{t}_{\text {DOUT }}$ | $\mathbf{t}_{\mathbf{D P}}$ | $\mathbf{t}_{\mathbf{D I N}}$ | $\mathbf{t}_{\mathbf{P Y}}$ | $\mathbf{t}_{\text {EOUT }}$ | $\mathbf{t}_{\mathbf{Z L}}$ | $\mathbf{t}_{\mathbf{Z H}}$ | $\mathbf{t}_{\mathbf{L Z}}$ | $\mathbf{t}_{\mathbf{H Z}}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | -2 | 0.49 | 3.29 | 0.03 | 0.75 | 0.32 | 3.36 | 2.80 | 1.79 | 2.01 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-46•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $t_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 9.46 | 0.04 | 1.00 | 0.43 | 9.64 | 8.54 | 2.07 | 2.04 | ns |
|  | -1 | 0.56 | 8.05 | 0.04 | 0.85 | 0.36 | 8.20 | 7.27 | 1.76 | 1.73 | ns |
|  | -2 | 0.49 | 7.07 | 0.03 | 0.75 | 0.32 | 7.20 | 6.38 | 1.55 | 1.52 | ns |
| 4 mA | Std. | 0.66 | 9.46 | 0.04 | 1.00 | 0.43 | 9.64 | 8.54 | 2.07 | 2.04 | ns |
|  | -1 | 0.56 | 8.05 | 0.04 | 0.85 | 0.36 | 8.20 | 7.27 | 1.76 | 1.73 | ns |
|  | -2 | 0.49 | 7.07 | 0.03 | 0.75 | 0.32 | 7.20 | 6.38 | 1.55 | 1.52 | ns |
| 6 mA | Std. | 0.66 | 6.57 | 0.04 | 1.00 | 0.43 | 6.69 | 5.98 | 2.40 | 2.57 | ns |
|  | -1 | 0.56 | 5.59 | 0.04 | 0.85 | 0.36 | 5.69 | 5.09 | 2.04 | 2.19 | ns |
|  | -2 | 0.49 | 4.91 | 0.03 | 0.75 | 0.32 | 5.00 | 4.47 | 1.79 | 1.92 | ns |
| 8 mA | Std. | 0.66 | 6.57 | 0.04 | 1.00 | 0.43 | 6.69 | 5.98 | 2.40 | 2.57 | ns |
|  | -1 | 0.56 | 5.59 | 0.04 | 0.85 | 0.36 | 5.69 | 5.09 | 2.04 | 2.19 | ns |
|  | -2 | 0.49 | 4.91 | 0.03 | 0.75 | 0.32 | 5.00 | 4.47 | 1.79 | 1.92 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 3.3 V LVCMOS Wide Range

Table 2-47• Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

| 3.3 V <br> LVCMOS <br> Wide Range | Equiv. Software Default Drive Strength Option ${ }^{1}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | $11 L^{2}$ | $11 \mathrm{H}^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength |  | Min | $\begin{gathered} \text { Max } \\ \text { V } \end{gathered}$ | $\operatorname{Min}_{V}$ | $\underset{\mathbf{V}}{\operatorname{Max}}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Min } \\ \mathbf{V} \end{gathered}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \operatorname{Max} \\ & m A^{4} \end{aligned}$ | $\begin{aligned} & \text { Max } \\ & \mathrm{mA}^{4} \end{aligned}$ | $\mu \mathrm{A}^{5}$ | $\mu \mathrm{A}^{5}$ |
| $100 \mu \mathrm{~A}$ | 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 103 | 109 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 132 | 127 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 24 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 268 | 181 | 10 | 10 |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<$ VIN $<$ VIL.
3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. All LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
6. Software default selection highlighted in gray.

Table 2-48• Minimum and Maximum DC Input and Output Levels
Applicable to Standard Plus I/O Banks

| $\begin{aligned} & \text { 3.3 V LVCMOS } \\ & \text { Wide Range } \end{aligned}$ | Equiv. Software Default Drive Strength Option ${ }^{1}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | $\mathrm{IIL}^{2}$ | $11 \mathrm{H}^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength |  | Min V | $\operatorname{Max}$ V | $\underset{V}{\operatorname{Min}}$ | $\begin{gathered} \text { Max } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\underset{\text { Vin }}{\text { Min }}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \operatorname{Max} \\ & m A^{4} \end{aligned}$ | $\begin{aligned} & \text { Max } \\ & \mathrm{mA}^{4} \end{aligned}$ | $\mu \mathrm{A}^{5}$ | $\mu \mathrm{A}^{5}$ |
| $100 \mu \mathrm{~A}$ | 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 12 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 103 | 109 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 16 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 103 | 109 | 10 | 10 |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<$ VIN $<$ VIL.
3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. All LVMCOS 3.3V software macros support LVCMOS $3.3 V$ wide range as specified in the JESD8-B specification.
6. Software default selection highlighted in gray.

Table 2-49• Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

| 3.3 V <br> LVCMOS <br> Wide Range | Equiv. Software Default Drive Strength Option ${ }^{1}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{2}$ | $11 \mathrm{H}^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength |  | $\underset{\text { V }}{\operatorname{Min}}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\underset{V}{\operatorname{Min}}$ | $\underset{\mathbf{V}}{\operatorname{Max}}$ | $\underset{\mathbf{V}}{\operatorname{Max}}$ | $\underset{V}{\operatorname{Min}}$ | $\mu \mathrm{A}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { Max } \\ & \mathrm{mA}^{4} \end{aligned}$ | $\begin{aligned} & \operatorname{Max} \\ & \mathrm{mA}^{4} \end{aligned}$ | $\mu \mathrm{A}^{5}$ | $\mu A^{5}$ |
| $100 \mu \mathrm{~A}$ | 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 4 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 25 | 27 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |
| $100 \mu \mathrm{~A}$ | 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.2 | VDD - 0.2 | 100 | 100 | 51 | 54 | 10 | 10 |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<$ VIN $<$ VIL.
3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. AII LVMCOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
6. Software default selection highlighted in gray.

## Timing Characteristics

Table 2-50 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Equiv. <br> Software <br> Default <br> Drive <br> Strength <br> Option ${ }^{1}$ | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | ${ }^{\text {t }}$ DP | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\mathrm{ZHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 11.84 | 0.04 | 1.02 | 0.43 | 11.84 | 10.00 | 4.10 | 4.04 | 15.23 | 13.40 | ns |
|  |  | -1 | 0.51 | 10.07 | 0.04 | 0.86 | 0.36 | 10.07 | 8.51 | 3.48 | 3.44 | 12.96 | 11.40 | ns |
|  |  | -2 | 0.45 | 8.84 | 0.03 | 0.76 | 0.32 | 8.84 | 7.47 | 3.06 | 3.02 | 11.38 | 10.00 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 7.59 | 0.04 | 1.02 | 0.43 | 7.59 | 6.18 | 4.62 | 4.95 | 10.98 | 9.57 | ns |
|  |  | -1 | 0.51 | 6.45 | 0.04 | 0.86 | 0.36 | 6.45 | 5.25 | 3.93 | 4.21 | 9.34 | 8.14 | ns |
|  |  | -2 | 0.45 | 5.67 | 0.03 | 0.76 | 0.32 | 5.67 | 4.61 | 3.45 | 3.70 | 8.20 | 7.15 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 7.59 | 0.04 | 1.02 | 0.43 | 7.59 | 6.18 | 4.62 | 4.95 | 10.98 | 9.57 | ns |
|  |  | -1 | 0.51 | 6.45 | 0.04 | 0.86 | 0.36 | 6.45 | 5.25 | 3.93 | 4.21 | 9.34 | 8.14 | ns |
|  |  | -2 | 0.45 | 5.67 | 0.03 | 0.76 | 0.32 | 5.67 | 4.61 | 3.45 | 3.70 | 8.20 | 7.15 | ns |
| $100 \mu \mathrm{~A}$ | 12 mA | Std. | 0.60 | 5.46 | 0.04 | 1.02 | 0.43 | 5.46 | 4.29 | 4.97 | 5.54 | 8.86 | 7.68 | ns |
|  |  | -1 | 0.51 | 4.65 | 0.04 | 0.86 | 0.36 | 4.65 | 3.65 | 4.22 | 4.71 | 7.53 | 6.54 | ns |
|  |  | -2 | 0.45 | 4.08 | 0.03 | 0.76 | 0.32 | 4.08 | 3.20 | 3.71 | 4.14 | 6.61 | 5.74 | ns |
| $100 \mu \mathrm{~A}$ | 16 mA | Std. | 0.60 | 5.15 | 0.04 | 1.02 | 0.43 | 5.15 | 3.89 | 5.04 | 5.69 | 8.55 | 7.29 | ns |
|  |  | -1 | 0.51 | 4.38 | 0.04 | 0.86 | 0.36 | 4.38 | 3.31 | 4.29 | 4.84 | 7.27 | 6.20 | ns |
|  |  | -2 | 0.45 | 3.85 | 0.03 | 0.76 | 0.32 | 3.85 | 2.91 | 3.77 | 4.25 | 6.38 | 5.44 | ns |
| $100 \mu \mathrm{~A}$ | 24 mA | Std. | 0.60 | 4.75 | 0.04 | 1.02 | 0.43 | 4.75 | 3.22 | 5.14 | 6.28 | 8.15 | 6.61 | ns |
|  |  | -1 | 0.51 | 4.04 | 0.04 | 0.86 | 0.36 | 4.04 | 2.74 | 4.37 | 5.34 | 6.93 | 5.62 | ns |
|  |  | -2 | 0.45 | 3.55 | 0.03 | 0.76 | 0.32 | 3.55 | 2.40 | 3.84 | 4.69 | 6.09 | 4.94 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-51•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive <br> Strength | Equiv. Software Default Drive Strength Option ${ }^{1}$ | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $t_{\text {zLS }}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 2 mA | Std. | 0.60 | 15.86 | 0.04 | 1.54 | 0.43 | 15.86 | 13.51 | 4.09 | 3.80 | 19.25 | 16.90 | ns |
|  |  | -1 | 0.51 | 13.49 | 0.04 | 1.31 | 0.36 | 13.49 | 11.49 | 3.48 | 3.23 | 16.38 | 14.38 | ns |
|  |  | -2 | 0.45 | 11.84 | 0.03 | 1.15 | 0.32 | 11.84 | 10.09 | 3.05 | 2.84 | 14.38 | 12.62 | ns |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 11.25 | 0.04 | 1.54 | 0.43 | 11.25 | 9.54 | 4.61 | 4.70 | 14.64 | 12.93 | ns |
|  |  | -1 | 0.51 | 9.57 | 0.04 | 1.31 | 0.36 | 9.57 | 8.11 | 3.92 | 4.00 | 12.46 | 11.00 | ns |
|  |  | -2 | 0.45 | 8.40 | 0.03 | 1.15 | 0.32 | 8.40 | 7.12 | 3.44 | 3.51 | 10.93 | 9.66 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 11.25 | 0.04 | 1.54 | 0.43 | 11.25 | 9.54 | 4.61 | 4.70 | 14.64 | 12.93 | ns |
|  |  | -1 | 0.51 | 9.57 | 0.04 | 1.31 | 0.36 | 9.57 | 8.11 | 3.92 | 4.00 | 12.46 | 11.00 | ns |
|  |  | -2 | 0.45 | 8.40 | 0.03 | 1.15 | 0.32 | 8.40 | 7.12 | 3.44 | 3.51 | 10.93 | 9.66 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 8.63 | 0.04 | 1.54 | 0.43 | 8.63 | 7.39 | 4.96 | 5.28 | 12.02 | 10.79 | ns |
|  |  | -1 | 0.51 | 7.34 | 0.04 | 1.31 | 0.36 | 7.34 | 6.29 | 4.22 | 4.49 | 10.23 | 9.18 | ns |
|  |  | -2 | 0.45 | 6.44 | 0.03 | 1.15 | 0.32 | 6.44 | 5.52 | 3.70 | 3.94 | 8.98 | 8.06 | ns |
| $100 \mu \mathrm{~A}$ | 16 mA | Std. | 0.60 | 8.05 | 0.04 | 1.54 | 0.43 | 8.05 | 6.93 | 5.03 | 5.43 | 11.44 | 10.32 | ns |
|  |  | -1 | 0.51 | 6.85 | 0.04 | 1.31 | 0.36 | 6.85 | 5.90 | 4.28 | 4.62 | 9.74 | 8.78 | ns |
|  |  | -2 | 0.45 | 6.01 | 0.03 | 1.15 | 0.32 | 6.01 | 5.18 | 3.76 | 4.06 | 8.55 | 7.71 | ns |
| $100 \mu \mathrm{~A}$ | 24 mA | Std. | 0.60 | 7.50 | 0.04 | 1.54 | 0.43 | 7.50 | 6.90 | 5.13 | 6.00 | 10.89 | 10.29 | ns |
|  |  | -1 | 0.51 | 6.38 | 0.04 | 1.31 | 0.36 | 6.38 | 5.87 | 4.36 | 5.11 | 9.27 | 8.76 | ns |
|  |  | -2 | 0.45 | 5.60 | 0.03 | 1.15 | 0.32 | 5.60 | 5.15 | 3.83 | 4.48 | 8.13 | 7.69 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-52 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{1}$ | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathbf{P Y}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 2 mA | Std. | 0.60 | 11.14 | 0.04 | 1.52 | 0.43 | 11.14 | 9.54 | 3.51 | 3.61 | 14.53 | 12.94 | ns |
|  |  | -1 | 0.51 | 9.48 | 0.04 | 1.29 | 0.36 | 9.48 | 8.12 | 2.99 | 3.07 | 12.36 | 11.00 | ns |
|  |  | -2 | 0.45 | 8.32 | 0.03 | 1.14 | 0.32 | 8.32 | 7.13 | 2.62 | 2.70 | 10.85 | 9.66 | ns |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 6.96 | 0.04 | 1.52 | 0.43 | 6.96 | 5.79 | 3.99 | 4.45 | 10.35 | 9.19 | ns |
|  |  | -1 | 0.51 | 5.92 | 0.04 | 1.29 | 0.36 | 5.92 | 4.93 | 3.39 | 3.78 | 8.81 | 7.82 | ns |
|  |  | -2 | 0.45 | 5.20 | 0.03 | 1.14 | 0.32 | 5.20 | 4.33 | 2.98 | 3.32 | 7.73 | 6.86 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 6.96 | 0.04 | 1.52 | 0.43 | 6.96 | 5.79 | 3.99 | 4.45 | 10.35 | 9.19 | ns |
|  |  | -1 | 0.51 | 5.92 | 0.04 | 1.29 | 0.36 | 5.92 | 4.93 | 3.39 | 3.78 | 8.81 | 7.82 | ns |
|  |  | -2 | 0.45 | 5.20 | 0.03 | 1.14 | 0.32 | 5.20 | 4.33 | 2.98 | 3.32 | 7.73 | 6.86 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 4.89 | 0.04 | 1.52 | 0.43 | 4.89 | 3.92 | 4.31 | 4.98 | 8.28 | 7.32 | ns |
|  |  | -1 | 0.51 | 4.16 | 0.04 | 1.29 | 0.36 | 4.16 | 3.34 | 3.67 | 4.24 | 7.04 | 6.22 | ns |
|  |  | -2 | 0.45 | 3.65 | 0.03 | 1.14 | 0.32 | 3.65 | 2.93 | 3.22 | 3.72 | 6.18 | 5.46 | ns |
| $100 \mu \mathrm{~A}$ | 16 mA | Std. | 0.60 | 4.89 | 0.04 | 1.52 | 0.43 | 4.89 | 3.92 | 4.31 | 4.98 | 8.28 | 7.32 | ns |
|  |  | -1 | 0.51 | 4.16 | 0.04 | 1.29 | 0.36 | 4.16 | 3.34 | 3.67 | 4.24 | 7.04 | 6.22 | ns |
|  |  | -2 | 0.45 | 3.65 | 0.03 | 1.14 | 0.32 | 3.65 | 2.93 | 3.22 | 3.72 | 6.18 | 5.46 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed IIV curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-53•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{1}$ | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\text {zLS }}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 2 mA | Std. | 0.60 | 14.97 | 0.04 | 1.52 | 0.43 | 14.97 | 12.79 | 3.52 | 3.41 | 18.36 | 16.18 | ns |
|  |  | -1 | 0.51 | 12.73 | 0.04 | 1.29 | 0.36 | 12.73 | 10.88 | 2.99 | 2.90 | 15.62 | 13.77 | ns |
|  |  | -2 | 0.45 | 11.18 | 0.03 | 1.14 | 0.32 | 11.18 | 9.55 | 2.63 | 2.55 | 13.71 | 12.08 | ns |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 10.36 | 0.04 | 1.52 | 0.43 | 10.36 | 8.93 | 3.99 | 4.24 | 13.75 | 12.33 | ns |
|  |  | -1 | 0.51 | 8.81 | 0.04 | 1.29 | 0.36 | 8.81 | 7.60 | 3.39 | 3.60 | 11.70 | 10.49 | ns |
|  |  | -2 | 0.45 | 7.74 | 0.03 | 1.14 | 0.32 | 7.74 | 6.67 | 2.98 | 3.16 | 10.27 | 9.21 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 10.36 | 0.04 | 1.52 | 0.43 | 10.36 | 8.93 | 3.99 | 4.24 | 13.75 | 12.33 | ns |
|  |  | -1 | 0.51 | 8.81 | 0.04 | 1.29 | 0.36 | 8.81 | 7.60 | 3.39 | 3.60 | 11.70 | 10.49 | ns |
|  |  | -2 | 0.45 | 7.74 | 0.03 | 1.14 | 0.32 | 7.74 | 6.67 | 2.98 | 3.16 | 10.27 | 9.21 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 7.81 | 0.04 | 1.52 | 0.43 | 7.81 | 6.85 | 4.32 | 4.76 | 11.20 | 10.24 | ns |
|  |  | -1 | 0.51 | 6.64 | 0.04 | 1.29 | 0.36 | 6.64 | 5.82 | 3.67 | 4.05 | 9.53 | 8.71 | ns |
|  |  | -2 | 0.45 | 5.83 | 0.03 | 1.14 | 0.32 | 5.83 | 5.11 | 3.22 | 3.56 | 8.36 | 7.65 | ns |
| $100 \mu \mathrm{~A}$ | 16 mA | Std. | 0.60 | 7.81 | 0.04 | 1.52 | 0.43 | 7.81 | 6.85 | 4.32 | 4.76 | 11.20 | 10.24 | ns |
|  |  | -1 | 0.51 | 6.64 | 0.04 | 1.29 | 0.36 | 6.64 | 5.82 | 3.67 | 4.05 | 9.53 | 8.71 | ns |
|  |  | -2 | 0.45 | 5.83 | 0.03 | 1.14 | 0.32 | 5.83 | 5.11 | 3.22 | 3.56 | 8.36 | 7.65 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed IIV curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-54 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: TJ = 70 ${ }^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{1}$ | Speed Grade | $t_{\text {dout }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathbf{P Y}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{Lz}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 2 mA | Std. | 0.60 | 10.93 | 0.04 | 1.52 | 0.43 | 10.93 | 9.46 | 3.20 | 3.32 | ns |
|  |  | -1 | 0.51 | 9.29 | 0.04 | 1.29 | 0.36 | 9.29 | 8.04 | 2.72 | 2.82 | ns |
|  |  | -2 | 0.45 | 8.16 | 0.03 | 1.13 | 0.32 | 8.16 | 7.06 | 2.39 | 2.48 | ns |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 10.93 | 0.04 | 1.52 | 0.43 | 10.93 | 9.46 | 3.20 | 3.32 | ns |
|  |  | -1 | 0.51 | 9.29 | 0.04 | 1.29 | 0.36 | 9.29 | 8.04 | 2.72 | 2.82 | ns |
|  |  | -2 | 0.45 | 8.16 | 0.03 | 1.13 | 0.32 | 8.16 | 7.06 | 2.39 | 2.48 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 6.82 | 0.04 | 1.52 | 0.43 | 6.82 | 5.70 | 3.70 | 4.16 | ns |
|  |  | -1 | 0.51 | 5.80 | 0.04 | 1.29 | 0.36 | 5.80 | 4.85 | 3.15 | 3.54 | ns |
|  |  | -2 | 0.45 | 5.09 | 0.03 | 1.13 | 0.32 | 5.09 | 4.25 | 2.77 | 3.11 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 6.82 | 0.04 | 1.52 | 0.43 | 6.82 | 5.70 | 3.70 | 4.16 | ns |
|  |  | -1 | 0.51 | 5.80 | 0.04 | 1.29 | 0.36 | 5.80 | 4.85 | 3.15 | 3.54 | ns |
|  |  | -2 | 0.45 | 5.09 | 0.03 | 1.13 | 0.32 | 5.09 | 4.25 | 2.77 | 3.11 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed IIV curve, refer to the IBIS models.
2. Software default selection highlighted in gray.
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-55•3.3 V LVTTL / 3.3 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard I/O Banks

| Drive Strength | Equiv. Software Default Drive Strength Option ${ }^{1}$ | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $100 \mu \mathrm{~A}$ | 2 mA | Std. | 0.60 | 14.64 | 0.04 | 1.52 | 0.43 | 14.64 | 12.97 | 3.21 | 3.15 | ns |
|  |  | -1 | 0.51 | 12.45 | 0.04 | 1.29 | 0.36 | 12.45 | 11.04 | 2.73 | 2.68 | ns |
|  |  | -2 | 0.45 | 10.93 | 0.03 | 1.13 | 0.32 | 10.93 | 9.69 | 2.39 | 2.35 | ns |
| $100 \mu \mathrm{~A}$ | 4 mA | Std. | 0.60 | 14.64 | 0.04 | 1.52 | 0.43 | 14.64 | 12.97 | 3.21 | 3.15 | ns |
|  |  | -1 | 0.51 | 12.45 | 0.04 | 1.29 | 0.36 | 12.45 | 11.04 | 2.73 | 2.68 | ns |
|  |  | -2 | 0.45 | 10.93 | 0.03 | 1.13 | 0.32 | 10.93 | 9.69 | 2.39 | 2.35 | ns |
| $100 \mu \mathrm{~A}$ | 6 mA | Std. | 0.60 | 10.16 | 0.04 | 1.52 | 0.43 | 10.16 | 9.08 | 3.71 | 3.98 | ns |
|  |  | -1 | 0.51 | 8.64 | 0.04 | 1.29 | 0.36 | 8.64 | 7.73 | 3.15 | 3.39 | ns |
|  |  | -2 | 0.45 | 7.58 | 0.03 | 1.13 | 0.32 | 7.58 | 6.78 | 2.77 | 2.97 | ns |
| $100 \mu \mathrm{~A}$ | 8 mA | Std. | 0.60 | 10.16 | 0.04 | 1.52 | 0.43 | 10.16 | 9.08 | 3.71 | 3.98 | ns |
|  |  | -1 | 0.51 | 8.64 | 0.04 | 1.29 | 0.36 | 8.64 | 7.73 | 3.15 | 3.39 | ns |
|  |  | -2 | 0.45 | 7.58 | 0.03 | 1.13 | 0.32 | 7.58 | 6.78 | 2.77 | 2.97 | ns |

Notes:

1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 2.5 V applications.

Table 2-56• Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

| 2.5 V LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL1 | IIH $^{2}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | Min. <br> $\mathbf{V}$ | Max. <br> $\mathbf{V}$ | Min. <br> $\mathbf{V}$ | Max. <br> $\mathbf{V}$ | Max. <br> $\mathbf{V}$ | Min. <br> $\mathbf{V}$ | $\mathbf{m A}$ | $\mathbf{m A}$ | Max. <br> $\mathbf{m A}^{3}$ | Max. $^{\mathbf{m A}^{3}}$ | $\boldsymbol{\mu A}^{4}$ | $\boldsymbol{\mu A}^{4}$ |
| 2 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 2 | 2 | 18 | 16 | 10 | 10 |
| 4 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 4 | 4 | 18 | 16 | 10 | 10 |
| 6 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 6 | 6 | 37 | 32 | 10 | 10 |
| 8 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 8 | 8 | 37 | 32 | 10 | 10 |
| 12 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 12 | 12 | 74 | 65 | 10 | 10 |
| 16 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 16 | 16 | 87 | 83 | 10 | 10 |
| 24 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 24 | 24 | 124 | 169 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<\mathrm{VIL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-57• Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

| 2.5 V LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $1 \mathrm{IH}{ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \text { Min. } \\ \text { V } \end{gathered}$ | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu A^{4}$ |
| 2 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 2 | 2 | 18 | 16 | 10 | 10 |
| 4 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 4 | 4 | 18 | 16 | 10 | 10 |
| 6 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 6 | 6 | 37 | 32 | 10 | 10 |
| 8 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 8 | 8 | 37 | 32 | 10 | 10 |
| 12 mA | -0.3 | 0.7 | 1.7 | 2.7 | 0.7 | 1.7 | 12 | 12 | 74 | 65 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<\mathrm{VIL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-58 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

| 2.5 V LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL $^{\mathbf{1}}$ | IIH $^{\mathbf{2}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | Min. <br> $\mathbf{V}$ | Max., <br> $\mathbf{V}$ | Min. <br> $\mathbf{V}$ | Max. <br> $\mathbf{V}$ | Max. <br> $\mathbf{V}$ | Min. <br> $\mathbf{V}$ | $\mathbf{m A}$ | $\mathbf{m A}$ | Max. <br> $\mathbf{m A}^{\mathbf{3}}$ | Max. <br> $\mathbf{m A}^{\mathbf{3}}$ | MA $^{\mathbf{4}}$ | $\boldsymbol{\mu A}^{\mathbf{4}}$ |
| 2 mA | -0.3 | 0.7 | 1.7 | 3.6 | 0.7 | 1.7 | 2 | 2 | 16 | 18 | 10 | 10 |
| 4 mA | -0.3 | 0.7 | 1.7 | 3.6 | 0.7 | 1.7 | 4 | 4 | 16 | 18 | 10 | 10 |
| 6 mA | -0.3 | 0.7 | 1.7 | 3.6 | 0.7 | 1.7 | 6 | 6 | 32 | 37 | 10 | 10 |
| 8 mA | -0.3 | 0.7 | 1.7 | 3.6 | 0.7 | 1.7 | 8 | 8 | 32 | 37 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<\mathrm{VIL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.


Figure 2-8• AC Loading
Table 2-59 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* $^{*} \mathbf{( V )}$ | C $_{\text {LOAD }}$ (pF) |
| :--- | :---: | :---: | :---: |
| 0 | 2.5 | 1.2 | 35 |

Note: *Measuring point = Vtrip. See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-60 • 2.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=2.3 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed <br> Grade | $\mathrm{t}_{\text {DOUT }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $t_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {ZHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 mA | Std. | 0.60 | 8.66 | 0.04 | 1.31 | 0.43 | 7.83 | 8.66 | 2.68 | 2.30 | 10.07 | 10.90 | ns |
|  | -1 | 0.51 | 7.37 | 0.04 | 1.11 | 0.36 | 6.66 | 7.37 | 2.28 | 1.96 | 8.56 | 9.27 | ns |
|  | -2 | 0.45 | 6.47 | 0.03 | 0.98 | 0.32 | 5.85 | 6.47 | 2.00 | 1.72 | 7.52 | 8.14 | ns |
| 6 mA | Std. | 0.60 | 5.17 | 0.04 | 1.31 | 0.43 | 5.04 | 5.17 | 3.05 | 3.00 | 7.27 | 7.40 | ns |
|  | -1 | 0.51 | 4.39 | 0.04 | 1.11 | 0.36 | 4.28 | 4.39 | 2.59 | 2.55 | 6.19 | 6.30 | ns |
|  | -2 | 0.45 | 3.86 | 0.03 | 0.98 | 0.32 | 3.76 | 3.86 | 2.28 | 2.24 | 5.43 | 5.53 | ns |
| 8 mA | Std. | 0.60 | 5.17 | 0.04 | 1.31 | 0.43 | 5.04 | 5.17 | 3.05 | 3.00 | 7.27 | 7.40 | ns |
|  | -1 | 0.51 | 4.39 | 0.04 | 1.11 | 0.36 | 4.28 | 4.39 | 2.59 | 2.55 | 6.19 | 6.30 | ns |
|  | -2 | 0.45 | 3.86 | 0.03 | 0.98 | 0.32 | 3.76 | 3.86 | 2.28 | 2.24 | 5.43 | 5.53 | ns |
| 12 mA | Std. | 0.60 | 3.56 | 0.04 | 1.31 | 0.43 | 3.63 | 3.43 | 3.30 | 3.44 | 5.86 | 5.67 | ns |
|  | -1 | 0.51 | 3.03 | 0.04 | 1.11 | 0.36 | 3.08 | 2.92 | 2.81 | 2.92 | 4.99 | 4.82 | ns |
|  | -2 | 0.45 | 2.66 | 0.03 | 0.98 | 0.32 | 2.71 | 2.56 | 2.47 | 2.57 | 4.38 | 4.23 | ns |
| 16 mA | Std. | 0.60 | 3.35 | 0.04 | 1.31 | 0.43 | 3.41 | 3.06 | 3.36 | 3.55 | 5.65 | 5.30 | ns |
|  | -1 | 0.51 | 2.85 | 0.04 | 1.11 | 0.36 | 2.90 | 2.60 | 2.86 | 3.02 | 4.81 | 4.51 | ns |
|  | -2 | 0.45 | 2.50 | 0.03 | 0.98 | 0.32 | 2.55 | 2.29 | 2.51 | 2.65 | 4.22 | 3.96 | ns |
| 24 mA | Std. | 0.60 | 3.09 | 0.04 | 1.31 | 0.43 | 3.15 | 2.44 | 3.44 | 4.00 | 5.38 | 4.68 | ns |
|  | -1 | 0.51 | 2.63 | 0.04 | 1.11 | 0.36 | 2.68 | 2.08 | 2.92 | 3.40 | 4.58 | 3.98 | ns |
|  | -2 | 0.45 | 2.31 | 0.03 | 0.98 | 0.32 | 2.35 | 1.82 | 2.57 | 2.98 | 4.02 | 3.49 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-61 • 2.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=2.3 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 mA | Std. | 0.60 | 11.40 | 0.04 | 1.31 | 0.43 | 11.22 | 11.40 | 2.68 | 2.20 | 13.45 | 13.63 | ns |
|  | -1 | 0.51 | 9.69 | 0.04 | 1.11 | 0.36 | 9.54 | 9.69 | 2.28 | 1.88 | 11.44 | 11.60 | ns |
|  | -2 | 0.45 | 8.51 | 0.03 | 0.98 | 0.32 | 8.38 | 8.51 | 2.00 | 1.65 | 10.05 | 10.18 | ns |
| 6 mA | Std. | 0.60 | 7.96 | 0.04 | 1.31 | 0.43 | 8.11 | 7.81 | 3.05 | 2.89 | 10.34 | 10.05 | ns |
|  | -1 | 0.51 | 6.77 | 0.04 | 1.11 | 0.36 | 6.90 | 6.65 | 2.59 | 2.46 | 8.80 | 8.55 | ns |
|  | -2 | 0.45 | 5.94 | 0.03 | 0.98 | 0.32 | 6.05 | 5.84 | 2.28 | 2.16 | 7.72 | 7.50 | ns |
| 8 mA | Std. | 0.60 | 7.96 | 0.04 | 1.31 | 0.43 | 8.11 | 7.81 | 3.05 | 2.89 | 10.34 | 10.05 | ns |
|  | -1 | 0.51 | 6.77 | 0.04 | 1.11 | 0.36 | 6.90 | 6.65 | 2.59 | 2.46 | 8.80 | 8.55 | ns |
|  | -2 | 0.45 | 5.94 | 0.03 | 0.98 | 0.32 | 6.05 | 5.84 | 2.28 | 2.16 | 7.72 | 7.50 | ns |
| 12 mA | Std. | 0.60 | 6.18 | 0.04 | 1.31 | 0.43 | 6.29 | 5.92 | 3.30 | 3.32 | 8.53 | 8.15 | ns |
|  | -1 | 0.51 | 5.26 | 0.04 | 1.11 | 0.36 | 5.35 | 5.03 | 2.81 | 2.83 | 7.26 | 6.94 | ns |
|  | -2 | 0.45 | 4.61 | 0.03 | 0.98 | 0.32 | 4.70 | 4.42 | 2.47 | 2.48 | 6.37 | 6.09 | ns |
| 16 mA | Std. | 0.60 | 5.76 | 0.04 | 1.31 | 0.43 | 5.87 | 5.53 | 3.36 | 3.44 | 8.11 | 7.76 | ns |
|  | -1 | 0.51 | 4.90 | 0.04 | 1.11 | 0.36 | 4.99 | 4.70 | 2.86 | 2.92 | 6.90 | 6.60 | ns |
|  | -2 | 0.45 | 4.30 | 0.03 | 0.98 | 0.32 | 4.38 | 4.13 | 2.51 | 2.57 | 6.05 | 5.80 | ns |
| 24 mA | Std. | 0.60 | 5.51 | 0.04 | 1.31 | 0.43 | 5.50 | 5.51 | 3.43 | 3.87 | 7.74 | 7.74 | ns |
|  | -1 | 0.51 | 4.68 | 0.04 | 1.11 | 0.36 | 4.68 | 4.68 | 2.92 | 3.29 | 6.58 | 6.59 | ns |
|  | -2 | 0.45 | 4.11 | 0.03 | 0.98 | 0.32 | 4.11 | 4.11 | 2.56 | 2.89 | 5.78 | 5.78 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-62 • 2.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=2.3 \mathrm{~V}$ Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {dout }}$ | $\mathrm{t}_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{ZH}}$ | $t_{L Z}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {ZHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 mA | Std. | 0.66 | 8.28 | 0.04 | 1.30 | 0.43 | 7.41 | 8.28 | 2.25 | 2.07 | 9.64 | 10.51 | ns |
|  | -1 | 0.56 | 7.04 | 0.04 | 1.10 | 0.36 | 6.30 | 7.04 | 1.92 | 1.76 | 8.20 | 8.94 | ns |
|  | -2 | 0.49 | 6.18 | 0.03 | 0.97 | 0.32 | 5.53 | 6.18 | 1.68 | 1.55 | 7.20 | 7.85 | ns |
| 6 mA | Std. | 0.66 | 4.85 | 0.04 | 1.30 | 0.43 | 4.65 | 4.85 | 2.59 | 2.71 | 6.88 | 7.09 | ns |
|  | -1 | 0.56 | 4.13 | 0.04 | 1.10 | 0.36 | 3.95 | 4.13 | 2.20 | 2.31 | 5.85 | 6.03 | ns |
|  | -2 | 0.49 | 3.62 | 0.03 | 0.97 | 0.32 | 3.47 | 3.62 | 1.93 | 2.02 | 5.14 | 5.29 | ns |
| 8 mA | Std. | 0.66 | 4.85 | 0.04 | 1.30 | 0.43 | 4.65 | 4.85 | 2.59 | 2.71 | 6.88 | 7.09 | ns |
|  | -1 | 0.56 | 4.13 | 0.04 | 1.10 | 0.36 | 3.95 | 4.13 | 2.20 | 2.31 | 5.85 | 6.03 | ns |
|  | -2 | 0.49 | 3.62 | 0.03 | 0.97 | 0.32 | 3.47 | 3.62 | 1.93 | 2.02 | 5.14 | 5.29 | ns |
| 12 mA | Std. | 0.66 | 3.21 | 0.04 | 1.30 | 0.43 | 3.27 | 3.14 | 2.82 | 3.11 | 5.50 | 5.38 | ns |
|  | -1 | 0.56 | 2.73 | 0.04 | 1.10 | 0.36 | 2.78 | 2.67 | 2.40 | 2.65 | 4.68 | 4.57 | ns |
|  | -2 | 0.49 | 2.39 | 0.03 | 0.97 | 0.32 | 2.44 | 2.35 | 2.11 | 2.32 | 4.11 | 4.02 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-63•2.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=2.3 \mathrm{~V}$ Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $t_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{Hz}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 mA | Std. | 0.66 | 10.84 | 0.04 | 1.30 | 0.43 | 10.64 | 10.84 | 2.26 | 1.99 | 12.87 | 13.08 | ns |
|  | -1 | 0.56 | 9.22 | 0.04 | 1.10 | 0.36 | 9.05 | 9.22 | 1.92 | 1.69 | 10.95 | 11.12 | ns |
|  | -2 | 0.49 | 8.10 | 0.03 | 0.97 | 0.32 | 7.94 | 8.10 | 1.68 | 1.49 | 9.61 | 9.77 | ns |
| 6 mA | Std. | 0.66 | 7.37 | 0.04 | 1.30 | 0.43 | 7.50 | 7.36 | 2.59 | 2.61 | 9.74 | 9.60 | ns |
|  | -1 | 0.56 | 6.27 | 0.04 | 1.10 | 0.36 | 6.38 | 6.26 | 2.20 | 2.22 | 8.29 | 8.16 | ns |
|  | -2 | 0.49 | 5.50 | 0.03 | 0.97 | 0.32 | 5.60 | 5.50 | 1.93 | 1.95 | 7.27 | 7.17 | ns |
| 8 mA | Std. | 0.66 | 7.37 | 0.04 | 1.30 | 0.43 | 7.50 | 7.36 | 2.59 | 2.61 | 9.74 | 9.60 | ns |
|  | -1 | 0.56 | 6.27 | 0.04 | 1.10 | 0.36 | 6.38 | 6.26 | 2.20 | 2.22 | 8.29 | 8.16 | ns |
|  | -2 | 0.49 | 5.50 | 0.03 | 0.97 | 0.32 | 5.60 | 5.50 | 1.93 | 1.95 | 7.27 | 7.17 | ns |
| 12 mA | Std. | 0.66 | 5.63 | 0.04 | 1.30 | 0.43 | 5.73 | 5.51 | 2.83 | 3.01 | 7.97 | 7.74 | ns |
|  | -1 | 0.56 | 4.79 | 0.04 | 1.10 | 0.36 | 4.88 | 4.68 | 2.41 | 2.56 | 6.78 | 6.59 | ns |
|  | -2 | 0.49 | 4.20 | 0.03 | 0.97 | 0.32 | 4.28 | 4.11 | 2.11 | 2.25 | 5.95 | 5.78 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-64 • 2.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed <br> Grade | $t_{\text {dout }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathbf{t}_{\mathbf{P Y}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 8.20 | 0.04 | 1.29 | 0.43 | 7.24 | 8.20 | 2.03 | 1.91 | ns |
|  | -1 | 0.56 | 6.98 | 0.04 | 1.10 | 0.36 | 6.16 | 6.98 | 1.73 | 1.62 | ns |
|  | -2 | 0.49 | 6.13 | 0.03 | 0.96 | 0.32 | 5.41 | 6.13 | 1.52 | 1.43 | ns |
| 4 mA | Std. | 0.66 | 8.20 | 0.04 | 1.29 | 0.43 | 7.24 | 8.20 | 2.03 | 1.91 | ns |
|  | -1 | 0.56 | 6.98 | 0.04 | 1.10 | 0.36 | 6.16 | 6.98 | 1.73 | 1.62 | ns |
|  | -2 | 0.49 | 6.13 | 0.03 | 0.96 | 0.32 | 5.41 | 6.13 | 1.52 | 1.43 | ns |
| 6 mA | Std. | 0.66 | 4.77 | 0.04 | 1.29 | 0.43 | 4.55 | 4.77 | 2.38 | 2.55 | ns |
|  | -1 | 0.56 | 4.05 | 0.04 | 1.10 | 0.36 | 3.87 | 4.05 | 2.03 | 2.17 | ns |
|  | -2 | 0.49 | 3.56 | 0.03 | 0.96 | 0.32 | 3.40 | 3.56 | 1.78 | 1.91 | ns |
| 8 mA | Std. | 0.66 | 4.77 | 0.04 | 1.29 | 0.43 | 4.55 | 4.77 | 2.38 | 2.55 | ns |
|  | -1 | 0.56 | 4.05 | 0.04 | 1.10 | 0.36 | 3.87 | 4.05 | 2.03 | 2.17 | ns |
|  | -2 | 0.49 | 3.56 | 0.03 | 0.96 | 0.32 | 3.40 | 3.56 | 1.78 | 1.91 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-65 • 2.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 11.00 | 0.04 | 1.29 | 0.43 | 10.37 | 11.00 | 2.03 | 1.83 | ns |
|  | -1 | 0.56 | 9.35 | 0.04 | 1.10 | 0.36 | 8.83 | 9.35 | 1.73 | 1.56 | ns |
|  | -2 | 0.49 | 8.21 | 0.03 | 0.96 | 0.32 | 7.75 | 8.21 | 1.52 | 1.37 | ns |
| 4 mA | Std. | 0.66 | 11.00 | 0.04 | 1.29 | 0.43 | 10.37 | 11.00 | 2.03 | 1.83 | ns |
|  | -1 | 0.56 | 9.35 | 0.04 | 1.10 | 0.36 | 8.83 | 9.35 | 1.73 | 1.56 | ns |
|  | -2 | 0.49 | 8.21 | 0.03 | 0.96 | 0.32 | 7.75 | 8.21 | 1.52 | 1.37 | ns |
| 6 mA | Std. | 0.66 | 7.50 | 0.04 | 1.29 | 0.43 | 7.36 | 7.50 | 2.39 | 2.46 | ns |
|  | -1 | 0.56 | 6.38 | 0.04 | 1.10 | 0.36 | 6.26 | 6.38 | 2.03 | 2.10 | ns |
|  | -2 | 0.49 | 5.60 | 0.03 | 0.96 | 0.32 | 5.49 | 5.60 | 1.78 | 1.84 | ns |
| 8 mA | Std. | 0.66 | 7.50 | 0.04 | 1.29 | 0.43 | 7.36 | 7.50 | 2.39 | 2.46 | ns |
|  | -1 | 0.56 | 6.38 | 0.04 | 1.10 | 0.36 | 6.26 | 6.38 | 2.03 | 2.10 | ns |
|  | -2 | 0.49 | 5.60 | 0.03 | 0.96 | 0.32 | 5.49 | 5.60 | 1.78 | 1.84 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-66• Minimum and Maximum DC Input and Output Levels
Applicable to Advanced I/O Banks

| $\begin{aligned} & \text { 1.8 V } \\ & \text { LVCMOS } \end{aligned}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $11 \mathrm{H}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \operatorname{Min} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Min} \\ V \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Min} \\ V \end{gathered}$ | mA | mA | $\begin{aligned} & \operatorname{Max}^{\mathrm{mA}^{3}} \end{aligned}$ | $\begin{aligned} & \operatorname{Max}^{\mathrm{mA}}{ }^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 2 | 2 | 11 | 9 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 4 | 4 | 22 | 17 | 10 | 10 |
| 6 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 6 | 6 | 44 | 35 | 10 | 10 |
| 8 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 8 | 8 | 51 | 45 | 10 | 10 |
| 12 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 12 | 12 | 74 | 91 | 10 | 10 |
| 16 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.9 | 0.45 | $\mathrm{VCCI}-0.45$ | 16 | 16 | 74 | 91 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<\mathrm{VIL}$.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-67• Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O I/O Banks

| $\begin{aligned} & 1.8 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $11 \mathrm{H}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \mathrm{Min} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \hline \mathbf{M i n} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Max } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \mathrm{Min} \\ \mathrm{~V} \end{gathered}$ | mA | mA | $\begin{aligned} & \hline \operatorname{Max}^{m A^{3}} \end{aligned}$ | $\begin{aligned} & \operatorname{Max} \\ & \mathrm{mA}^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu A^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 2 | 2 | 11 | 9 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 4 | 4 | 22 | 17 | 10 | 10 |
| 6 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 6 | 6 | 44 | 35 | 10 | 10 |
| 8 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 8 | 8 | 44 | 35 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <V CCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-68 • Minimum and Maximum DC Input and Output Levels Applicable to Standard I/O Banks

| $\begin{array}{\|l} \hline 1.8 \mathrm{~V} \\ \text { LVCMOS } \end{array}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $1 \mathrm{H}{ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. $\mathrm{mA}^{3}$ | Max. <br> $m A^{3}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 2 | 2 | 9 | 11 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | $\mathrm{VCCI}-0.45$ | 4 | 4 | 17 | 22 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.


Figure 2-9• AC Loading
Table 2-69 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point $^{*}(\mathbf{V})$ | C $_{\text {LOAD }}$ (pF) |
| :--- | :---: | :---: | :---: |
| 0 | 1.8 | 0.9 | 35 |

Note: $\quad$ *Measuring point $=$ Vtrip. See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-70 • 1.8 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.7 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 11.86 | 0.04 | 1.22 | 0.43 | 9.14 | 11.86 | 2.77 | 1.66 | 11.37 | 14.10 | ns |
|  | -1 | 0.56 | 10.09 | 0.04 | 1.04 | 0.36 | 7.77 | 10.09 | 2.36 | 1.41 | 9.67 | 11.99 | ns |
|  | -2 | 0.49 | 8.86 | 0.03 | 0.91 | 0.32 | 6.82 | 8.86 | 2.07 | 1.24 | 8.49 | 10.53 | ns |
| 4 mA | Std. | 0.66 | 6.91 | 0.04 | 1.22 | 0.43 | 5.86 | 6.91 | 3.22 | 2.84 | 8.10 | 9.15 | ns |
|  | -1 | 0.56 | 5.88 | 0.04 | 1.04 | 0.36 | 4.99 | 5.88 | 2.74 | 2.41 | 6.89 | 7.78 | ns |
|  | -2 | 0.49 | 5.16 | 0.03 | 0.91 | 0.32 | 4.38 | 5.16 | 2.41 | 2.12 | 6.05 | 6.83 | ns |
| 6 mA | Std. | 0.66 | 4.45 | 0.04 | 1.22 | 0.43 | 4.18 | 4.45 | 3.53 | 3.38 | 6.42 | 6.68 | ns |
|  | -1 | 0.56 | 3.78 | 0.04 | 1.04 | 0.36 | 3.56 | 3.78 | 3.00 | 2.88 | 5.46 | 5.69 | ns |
|  | -2 | 0.49 | 3.32 | 0.03 | 0.91 | 0.32 | 3.12 | 3.32 | 2.64 | 2.53 | 4.79 | 4.99 | ns |
| 8 mA | Std. | 0.66 | 3.92 | 0.04 | 1.22 | 0.43 | 3.93 | 3.92 | 3.60 | 3.52 | 6.16 | 6.16 | ns |
|  | -1 | 0.56 | 3.34 | 0.04 | 1.04 | 0.36 | 3.34 | 3.34 | 3.06 | 3.00 | 5.24 | 5.24 | ns |
|  | -2 | 0.49 | 2.93 | 0.03 | 0.91 | 0.32 | 2.93 | 2.93 | 2.69 | 2.63 | 4.60 | 4.60 | ns |
| 12 mA | Std. | 0.66 | 3.53 | 0.04 | 1.22 | 0.43 | 3.60 | 3.04 | 3.70 | 4.08 | 5.84 | 5.28 | ns |
|  | -1 | 0.56 | 3.01 | 0.04 | 1.04 | 0.36 | 3.06 | 2.59 | 3.15 | 3.47 | 4.96 | 4.49 | ns |
|  | -2 | 0.49 | 2.64 | 0.03 | 0.91 | 0.32 | 2.69 | 2.27 | 2.76 | 3.05 | 4.36 | 3.94 | ns |
| 16 mA | Std. | 0.66 | 3.53 | 0.04 | 1.22 | 0.43 | 3.60 | 3.04 | 3.70 | 4.08 | 5.84 | 5.28 | ns |
|  | -1 | 0.56 | 3.01 | 0.04 | 1.04 | 0.36 | 3.06 | 2.59 | 3.15 | 3.47 | 4.96 | 4.49 | ns |
|  | -2 | 0.49 | 2.64 | 0.03 | 0.91 | 0.32 | 2.69 | 2.27 | 2.76 | 3.05 | 4.36 | 3.94 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-71 • 1.8 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.7 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive <br> Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $t_{\text {dP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $t_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\text {zLS }}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 15.53 | 0.04 | 1.22 | 0.43 | 14.11 | 15.53 | 2.78 | 1.60 | 16.35 | 17.77 | ns |
|  | -1 | 0.56 | 13.21 | 0.04 | 1.04 | 0.36 | 12.01 | 13.21 | 2.36 | 1.36 | 13.91 | 15.11 | ns |
|  | -2 | 0.49 | 11.60 | 0.03 | 0.91 | 0.32 | 10.54 | 11.60 | 2.07 | 1.19 | 12.21 | 13.27 | ns |
| 4 mA | Std. | 0.66 | 10.48 | 0.04 | 1.22 | 0.43 | 10.41 | 10.48 | 3.23 | 2.73 | 12.65 | 12.71 | ns |
|  | -1 | 0.56 | 8.91 | 0.04 | 1.04 | 0.36 | 8.86 | 8.91 | 2.75 | 2.33 | 10.76 | 10.81 | ns |
|  | -2 | 0.49 | 7.82 | 0.03 | 0.91 | 0.32 | 7.77 | 7.82 | 2.41 | 2.04 | 9.44 | 9.49 | ns |
| 6 mA | Std. | 0.66 | 8.05 | 0.04 | 1.22 | 0.43 | 8.20 | 7.84 | 3.54 | 3.27 | 10.43 | 10.08 | ns |
|  | -1 | 0.56 | 6.85 | 0.04 | 1.04 | 0.36 | 6.97 | 6.67 | 3.01 | 2.78 | 8.88 | 8.57 | ns |
|  | -2 | 0.49 | 6.01 | 0.03 | 0.91 | 0.32 | 6.12 | 5.86 | 2.64 | 2.44 | 7.79 | 7.53 | ns |
| 8 mA | Std. | 0.66 | 7.50 | 0.04 | 1.22 | 0.43 | 7.64 | 7.30 | 3.61 | 3.41 | 9.88 | 9.53 | ns |
|  | -1 | 0.56 | 6.38 | 0.04 | 1.04 | 0.36 | 6.50 | 6.21 | 3.07 | 2.90 | 8.40 | 8.11 | ns |
|  | -2 | 0.49 | 5.60 | 0.03 | 0.91 | 0.32 | 5.71 | 5.45 | 2.69 | 2.55 | 7.38 | 7.12 | ns |
| 12 mA | Std. | 0.66 | 7.29 | 0.04 | 1.22 | 0.43 | 7.23 | 7.29 | 3.71 | 3.95 | 9.47 | 9.53 | ns |
|  | -1 | 0.56 | 6.20 | 0.04 | 1.04 | 0.36 | 6.15 | 6.20 | 3.15 | 3.36 | 8.06 | 8.11 | ns |
|  | -2 | 0.49 | 5.45 | 0.03 | 0.91 | 0.32 | 5.40 | 5.45 | 2.77 | 2.95 | 7.07 | 7.12 | ns |
| 16 mA | Std. | 0.66 | 7.29 | 0.04 | 1.22 | 0.43 | 7.23 | 7.29 | 3.71 | 3.95 | 9.47 | 9.53 | ns |
|  | -1 | 0.56 | 6.20 | 0.04 | 1.04 | 0.36 | 6.15 | 6.20 | 3.15 | 3.36 | 8.06 | 8.11 | ns |
|  | -2 | 0.49 | 5.45 | 0.03 | 0.91 | 0.32 | 5.40 | 5.45 | 2.77 | 2.95 | 7.07 | 7.12 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-72 • 1.8 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.7 \mathrm{~V}$ Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | ${ }^{\text {t }}$ P | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathbf{P Y}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{Lz}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 11.33 | 0.04 | 1.20 | 0.43 | 8.72 | 11.33 | 2.24 | 1.52 | 10.96 | 13.57 | ns |
|  | -1 | 0.56 | 9.64 | 0.04 | 1.02 | 0.36 | 7.42 | 9.64 | 1.91 | 1.29 | 9.32 | 11.54 | ns |
|  | -2 | 0.49 | 8.46 | 0.03 | 0.90 | 0.32 | 6.51 | 8.46 | 1.68 | 1.14 | 8.18 | 10.13 | ns |
| 4 mA | Std. | 0.66 | 6.48 | 0.04 | 1.20 | 0.43 | 5.48 | 6.48 | 2.65 | 2.60 | 7.72 | 8.72 | ns |
|  | -1 | 0.56 | 5.51 | 0.04 | 1.02 | 0.36 | 4.66 | 5.51 | 2.25 | 2.21 | 6.56 | 7.42 | ns |
|  | -2 | 0.49 | 4.84 | 0.03 | 0.90 | 0.32 | 4.09 | 4.84 | 1.98 | 1.94 | 5.76 | 6.51 | ns |
| 6 mA | Std. | 0.66 | 4.06 | 0.04 | 1.20 | 0.43 | 3.84 | 4.06 | 2.93 | 3.10 | 6.07 | 6.30 | ns |
|  | -1 | 0.56 | 3.45 | 0.04 | 1.02 | 0.36 | 3.27 | 3.45 | 2.49 | 2.64 | 5.17 | 5.36 | ns |
|  | -2 | 0.49 | 3.03 | 0.03 | 0.90 | 0.32 | 2.87 | 3.03 | 2.19 | 2.32 | 4.54 | 4.70 | ns |
| 8 mA | Std. | 0.66 | 4.06 | 0.04 | 1.20 | 0.43 | 3.84 | 4.06 | 2.93 | 3.10 | 6.07 | 6.30 | ns |
|  | -1 | 0.56 | 3.45 | 0.04 | 1.02 | 0.36 | 3.27 | 3.45 | 2.49 | 2.64 | 5.17 | 5.36 | ns |
|  | -2 | 0.49 | 3.03 | 0.03 | 0.90 | 0.32 | 2.87 | 3.03 | 2.19 | 2.32 | 4.54 | 4.70 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-73 • 1.8 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.7 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 14.80 | 0.04 | 1.20 | 0.43 | 13.49 | 14.80 | 2.25 | 1.46 | 15.73 | 17.04 | ns |
|  | -1 | 0.56 | 12.59 | 0.04 | 1.02 | 0.36 | 11.48 | 12.59 | 1.91 | 1.25 | 13.38 | 14.49 | ns |
|  | -2 | 0.49 | 11.05 | 0.03 | 0.90 | 0.32 | 10.08 | 11.05 | 1.68 | 1.09 | 11.75 | 12.72 | ns |
| 4 mA | Std. | 0.66 | 9.90 | 0.04 | 1.20 | 0.43 | 9.73 | 9.90 | 2.65 | 2.50 | 11.97 | 12.13 | ns |
|  | -1 | 0.56 | 8.42 | 0.04 | 1.02 | 0.36 | 8.28 | 8.42 | 2.26 | 2.12 | 10.18 | 10.32 | ns |
|  | -2 | 0.49 | 7.39 | 0.03 | 0.90 | 0.32 | 7.27 | 7.39 | 1.98 | 1.86 | 8.94 | 9.06 | ns |
| 6 mA | Std. | 0.66 | 7.44 | 0.04 | 1.20 | 0.43 | 7.58 | 7.32 | 2.94 | 2.99 | 9.81 | 9.56 | ns |
|  | -1 | 0.56 | 6.33 | 0.04 | 1.02 | 0.36 | 6.44 | 6.23 | 2.50 | 2.54 | 8.35 | 8.13 | ns |
|  | -2 | 0.49 | 5.55 | 0.03 | 0.90 | 0.32 | 5.66 | 5.47 | 2.19 | 2.23 | 7.33 | 7.14 | ns |
| 8 mA | Std. | 0.66 | 7.44 | 0.04 | 1.20 | 0.43 | 7.58 | 7.32 | 2.94 | 2.99 | 9.81 | 9.56 | ns |
|  | -1 | 0.56 | 6.33 | 0.04 | 1.02 | 0.36 | 6.44 | 6.23 | 2.50 | 2.54 | 8.35 | 8.13 | ns |
|  | -2 | 0.49 | 5.55 | 0.03 | 0.90 | 0.32 | 5.66 | 5.47 | 2.19 | 2.23 | 7.33 | 7.14 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-74 • 1.8 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.7 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 11.21 | 0.04 | 1.20 | 0.43 | 8.53 | 11.21 | 1.99 | 1.21 | ns |
|  | -1 | 0.56 | 9.54 | 0.04 | 1.02 | 0.36 | 7.26 | 9.54 | 1.69 | 1.03 | ns |
|  | -2 | 0.49 | 8.37 | 0.03 | 0.90 | 0.32 | 6.37 | 8.37 | 1.49 | 0.90 | ns |
| 4 mA | Std. | 0.66 | 6.34 | 0.04 | 1.20 | 0.43 | 5.38 | 6.34 | 2.41 | 2.48 | ns |
|  | -1 | 0.56 | 5.40 | 0.04 | 1.02 | 0.36 | 4.58 | 5.40 | 2.05 | 2.11 | ns |
|  | -2 | 0.49 | 4.74 | 0.03 | 0.90 | 0.32 | 4.02 | 4.74 | 1.80 | 1.85 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-75 • 1.8 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | ${ }^{\text {t }}$ DP | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $t_{L Z}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 15.01 | 0.04 | 1.20 | 0.43 | 13.15 | 15.01 | 1.99 | 1.99 | ns |
|  | -1 | 0.56 | 12.77 | 0.04 | 1.02 | 0.36 | 11.19 | 12.77 | 1.70 | 1.70 | ns |
|  | -2 | 0.49 | 11.21 | 0.03 | 0.90 | 0.32 | 9.82 | 11.21 | 1.49 | 1.49 | ns |
| 4 mA | Std. | 0.66 | 10.10 | 0.04 | 1.20 | 0.43 | 9.55 | 10.10 | 2.41 | 2.37 | ns |
|  | -1 | 0.56 | 8.59 | 0.04 | 1.02 | 0.36 | 8.13 | 8.59 | 2.05 | 2.02 | ns |
|  | -2 | 0.49 | 7.54 | 0.03 | 0.90 | 0.32 | 7.13 | 7.54 | 1.80 | 1.77 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 1.5 V LVCMOS (JESD8-11)

Low-Voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 1.5 V input buffer and a push-pull output buffer.
Table 2-76 • Minimum and Maximum DC Input and Output Levels Applicable to Advanced I/O Banks

| $\begin{aligned} & 1.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | VIL |  | VIH |  | VOL | VOH | IOL | 1 OH | IOSL | IOSH | IIL ${ }^{1}$ | $11 \mathrm{H}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | Min. V | Max. V | Min. V | Max., V | Max. V | Min. V | mA | mA | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 2 | 2 | 16 | 13 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 4 | 4 | 33 | 25 | 10 | 10 |
| 6 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 6 | 6 | 39 | 32 | 10 | 10 |
| 8 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 8 | 8 | 55 | 66 | 10 | 10 |
| 12 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 12 | 12 | 55 | 66 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<$ VIN $<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-77 • Minimum and Maximum DC Input and Output Levels Applicable to Standard Plus I/O Banks

| 1.5 V <br> LVCMOS | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $11 \mathrm{H}^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \text { Min. } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Max. } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Min. } \\ \text { V } \end{gathered}$ | Max. V | $\begin{gathered} \text { Max. } \\ \mathbf{V} \end{gathered}$ | $\begin{gathered} \text { Min. } \\ \text { V } \end{gathered}$ | mA | mA | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 2 | 2 | 16 | 13 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 1.575 | 0.25 * VCCI | 0.75 * VCCI | 4 | 4 | 33 | 25 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.

Table 2-78• Minimum and Maximum DC Input and Output Levels
Applicable to Standard I/O Banks

| $\begin{aligned} & 1.5 \mathrm{~V} \\ & \text { LVCMOS } \end{aligned}$ | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL ${ }^{1}$ | $11 H^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | $\begin{gathered} \text { Min. } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Max. } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Min. } \\ V \end{gathered}$ | $\begin{gathered} \text { Max. } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Max. } \\ \text { V } \end{gathered}$ | $\begin{gathered} \text { Min. } \\ V \end{gathered}$ | mA | mA | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{3} \end{aligned}$ | $\begin{array}{\|l\|} \hline \operatorname{Max}^{3} \\ \mathrm{~mA}^{3} \end{array}$ | $\mu \mathrm{A}^{4}$ | $\mu \mathrm{A}^{4}$ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.25 * VCCI | 0.75 * VCCI | 2 | 2 | 13 | 16 | 10 | 10 |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<\mathrm{VIN}<$ VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
3. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
4. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
5. Software default selection highlighted in gray.


R to VCCI for $\mathrm{t}_{\mathrm{LZ}} / \mathrm{t}_{\mathrm{tL}} / \mathrm{t}_{\mathrm{tLS}}$
R to GND for $\mathrm{t}_{\mathrm{HZ}} / \mathrm{t}_{\mathrm{ZH}} / \mathrm{t}_{\mathrm{ZHS}}$
35 pF for $\mathrm{t}_{\mathrm{ZH}} / \mathrm{t}_{\mathrm{ZHS}} / \mathrm{t}_{\mathrm{ZL}} / \mathrm{t}_{\mathrm{ZLS}}$
35 pF for $\mathrm{t}_{\mathrm{HZ}} / \mathrm{t}_{\mathrm{LZ}}$

Figure 2-10•AC Loading
Table 2-79 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point $^{*}(\mathbf{V})$ | C $_{\text {LOAD }}$ (pF) |
| :--- | :---: | :---: | :---: |
| 0 | 1.5 | 0.75 | 35 |

Note: $\quad$ *Measuring point $=V_{\text {trip. }}$ See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-80 • 1.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.4 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $t_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathbf{z H}}$ | $t_{L Z}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 8.36 | 0.04 | 1.44 | 0.43 | 6.82 | 8.36 | 3.39 | 2.77 | 9.06 | 10.60 | ns |
|  | -1 | 0.56 | 7.11 | 0.04 | 1.22 | 0.36 | 5.80 | 7.11 | 2.88 | 2.35 | 7.71 | 9.02 | ns |
|  | -2 | 0.49 | 6.24 | 0.03 | 1.07 | 0.32 | 5.10 | 6.24 | 2.53 | 2.06 | 6.76 | 7.91 | ns |
| 4 mA | Std. | 0.66 | 5.31 | 0.04 | 1.44 | 0.43 | 4.85 | 5.31 | 3.74 | 3.40 | 7.09 | 7.55 | ns |
|  | -1 | 0.56 | 4.52 | 0.04 | 1.22 | 0.36 | 4.13 | 4.52 | 3.18 | 2.89 | 6.03 | 6.42 | ns |
|  | -2 | 0.49 | 3.97 | 0.03 | 1.07 | 0.32 | 3.62 | 3.97 | 2.79 | 2.54 | 5.29 | 5.64 | ns |
| 6 mA | Std. | 0.66 | 4.67 | 0.04 | 1.44 | 0.43 | 4.55 | 4.67 | 3.82 | 3.56 | 6.78 | 6.90 | ns |
|  | -1 | 0.56 | 3.97 | 0.04 | 1.22 | 0.36 | 3.87 | 3.97 | 3.25 | 3.03 | 5.77 | 5.87 | ns |
|  | -2 | 0.49 | 3.49 | 0.03 | 1.07 | 0.32 | 3.40 | 3.49 | 2.85 | 2.66 | 5.07 | 5.16 | ns |
| 8 mA | Std. | 0.66 | 4.08 | 0.04 | 1.44 | 0.43 | 4.15 | 3.58 | 3.94 | 4.20 | 6.39 | 5.81 | ns |
|  | -1 | 0.56 | 3.47 | 0.04 | 1.22 | 0.36 | 3.53 | 3.04 | 3.36 | 3.58 | 5.44 | 4.95 | ns |
|  | -2 | 0.49 | 3.05 | 0.03 | 1.07 | 0.32 | 3.10 | 2.67 | 2.95 | 3.14 | 4.77 | 4.34 | ns |
| 12 mA | Std. | 0.66 | 4.08 | 0.04 | 1.44 | 0.43 | 4.15 | 3.58 | 3.94 | 4.20 | 6.39 | 5.81 | ns |
|  | -1 | 0.56 | 3.47 | 0.04 | 1.22 | 0.36 | 3.53 | 3.04 | 3.36 | 3.58 | 5.44 | 4.95 | ns |
|  | -2 | 0.49 | 3.05 | 0.03 | 1.07 | 0.32 | 3.10 | 2.67 | 2.95 | 3.14 | 4.77 | 4.34 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-81•1.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.4 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {ZHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 12.78 | 0.04 | 1.44 | 0.43 | 12.81 | 12.78 | 3.40 | 2.64 | 15.05 | 15.02 | ns |
|  | -1 | 0.56 | 10.87 | 0.04 | 1.22 | 0.36 | 10.90 | 10.87 | 2.89 | 2.25 | 12.80 | 12.78 | ns |
|  | -2 | 0.49 | 9.55 | 0.03 | 1.07 | 0.32 | 9.57 | 9.55 | 2.54 | 1.97 | 11.24 | 11.22 | ns |
| 4 mA | Std. | 0.66 | 10.01 | 0.04 | 1.44 | 0.43 | 10.19 | 9.55 | 3.75 | 3.27 | 12.43 | 11.78 | ns |
|  | -1 | 0.56 | 8.51 | 0.04 | 1.22 | 0.36 | 8.67 | 8.12 | 3.19 | 2.78 | 10.57 | 10.02 | ns |
|  | -2 | 0.49 | 7.47 | 0.03 | 1.07 | 0.32 | 7.61 | 7.13 | 2.80 | 2.44 | 9.28 | 8.80 | ns |
| 6 mA | Std. | 0.66 | 9.33 | 0.04 | 1.44 | 0.43 | 9.51 | 8.89 | 3.83 | 3.43 | 11.74 | 11.13 | ns |
|  | -1 | 0.56 | 7.94 | 0.04 | 1.22 | 0.36 | 8.09 | 7.56 | 3.26 | 2.92 | 9.99 | 9.47 | ns |
|  | -2 | 0.49 | 6.97 | 0.03 | 1.07 | 0.32 | 7.10 | 6.64 | 2.86 | 2.56 | 8.77 | 8.31 | ns |
| 8 mA | Std. | 0.66 | 8.91 | 0.04 | 1.44 | 0.43 | 9.07 | 8.89 | 3.95 | 4.05 | 11.31 | 11.13 | ns |
|  | -1 | 0.56 | 7.58 | 0.04 | 1.22 | 0.36 | 7.72 | 7.57 | 3.36 | 3.44 | 9.62 | 9.47 | ns |
|  | -2 | 0.49 | 6.65 | 0.03 | 1.07 | 0.32 | 6.78 | 6.64 | 2.95 | 3.02 | 8.45 | 8.31 | ns |
| 12 mA | Std. | 0.66 | 8.91 | 0.04 | 1.44 | 0.43 | 9.07 | 8.89 | 3.95 | 4.05 | 11.31 | 11.13 | ns |
|  | -1 | 0.56 | 7.58 | 0.04 | 1.22 | 0.36 | 7.72 | 7.57 | 3.36 | 3.44 | 9.62 | 9.47 | ns |
|  | -2 | 0.49 | 6.65 | 0.03 | 1.07 | 0.32 | 6.78 | 6.64 | 2.95 | 3.02 | 8.45 | 8.31 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-82 • 1.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.4 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $t_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{zL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{LZ}}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\mathrm{zHS}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 7.83 | 0.04 | 1.42 | 0.43 | 6.42 | 7.83 | 2.71 | 2.55 | 8.65 | 10.07 | ns |
|  | -1 | 0.56 | 6.66 | 0.04 | 1.21 | 0.36 | 5.46 | 6.66 | 2.31 | 2.17 | 7.36 | 8.56 | ns |
|  | -2 | 0.49 | 5.85 | 0.03 | 1.06 | 0.32 | 4.79 | 5.85 | 2.02 | 1.90 | 6.46 | 7.52 | ns |
| 4 mA | Std. | 0.66 | 4.84 | 0.04 | 1.42 | 0.43 | 4.49 | 4.84 | 3.03 | 3.13 | 6.72 | 7.08 | ns |
|  | -1 | 0.56 | 4.12 | 0.04 | 1.21 | 0.36 | 3.82 | 4.12 | 2.58 | 2.66 | 5.72 | 6.02 | ns |
|  | -2 | 0.49 | 3.61 | 0.03 | 1.06 | 0.32 | 3.35 | 3.61 | 2.26 | 2.34 | 5.02 | 5.28 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-83 • 1.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=1.4 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Drive Strength | Speed Grade | $t_{\text {dout }}$ | ${ }^{\text {t }}$ DP | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | $\mathrm{t}_{\mathrm{zLS}}$ | $\mathrm{t}_{\text {zHS }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 12.08 | 0.04 | 1.42 | 0.43 | 12.01 | 12.08 | 2.72 | 2.43 | 14.24 | 14.31 | ns |
|  | -1 | 0.56 | 10.27 | 0.04 | 1.21 | 0.36 | 10.21 | 10.27 | 2.31 | 2.06 | 12.12 | 12.18 | ns |
|  | -2 | 0.49 | 9.02 | 0.03 | 1.06 | 0.32 | 8.97 | 9.02 | 2.03 | 1.81 | 10.64 | 10.69 | ns |
| 4 mA | Std. | 0.66 | 9.28 | 0.04 | 1.42 | 0.43 | 9.45 | 8.91 | 3.04 | 3.00 | 11.69 | 11.15 | ns |
|  | -1 | 0.56 | 7.89 | 0.04 | 1.21 | 0.36 | 8.04 | 7.58 | 2.58 | 2.55 | 9.94 | 9.49 | ns |
|  | -2 | 0.49 | 6.93 | 0.03 | 1.06 | 0.32 | 7.06 | 6.66 | 2.27 | 2.24 | 8.73 | 8.33 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-84•1.5 V LVCMOS High Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $\mathrm{t}_{\mathrm{DP}}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\mathrm{PY}}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathbf{z L}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\mathrm{Lz}}$ | $\mathrm{t}_{\mathrm{Hz}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 7.65 | 0.04 | 1.42 | 0.43 | 6.31 | 7.65 | 2.45 | 2.45 | ns |
|  | -1 | 0.56 | 6.50 | 0.04 | 1.21 | 0.36 | 5.37 | 6.50 | 2.08 | 2.08 | ns |
|  | -2 | 0.49 | 5.71 | 0.03 | 1.06 | 0.32 | 4.71 | 5.71 | 1.83 | 1.83 | ns |

Notes:

1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-85•1.5 V LVCMOS Low Slew
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Standard I/O Banks

| Drive Strength | Speed Grade | $\mathrm{t}_{\text {DOUT }}$ | $t_{\text {DP }}$ | $\mathrm{t}_{\text {DIN }}$ | $\mathrm{t}_{\text {PY }}$ | $\mathrm{t}_{\text {EOUT }}$ | $\mathrm{t}_{\mathrm{ZL}}$ | $\mathrm{t}_{\mathrm{zH}}$ | $\mathrm{t}_{\text {LZ }}$ | $\mathrm{t}_{\mathrm{HZ}}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 mA | Std. | 0.66 | 12.33 | 0.04 | 1.42 | 0.43 | 11.79 | 12.33 | 2.45 | 2.32 | ns |
|  | -1 | 0.56 | 10.49 | 0.04 | 1.21 | 0.36 | 10.03 | 10.49 | 2.08 | 1.98 | ns |
|  | -2 | 0.49 | 9.21 | 0.03 | 1.06 | 0.32 | 8.81 | 9.21 | 1.83 | 1.73 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

### 3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and $66 \mathrm{MHz} \mathrm{PCI} \mathrm{Bus} \mathrm{applications}$.
Table 2-86• Minimum and Maximum DC Input and Output Levels

| 3.3 V PCI/PCI-X | VIL |  | VIH |  | VOL | VOH | IOL | IOH | IOSL | IOSH | IIL | IIH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drive Strength | Min. V | Max. V | Min. V | Max. <br> V | Max,. V | Min. V | mA | mA | Max. $\mathrm{mA}^{1}$ | $\begin{aligned} & \text { Max. } \\ & \mathrm{mA}^{1} \end{aligned}$ | $\mu \mathrm{A}^{2}$ | $\mu A^{2}$ |
| Per PCI specification | Per PCI curves |  |  |  |  |  |  |  |  |  | 10 | 10 |

Notes:

1. Currents are measured at high temperature $\left(100^{\circ} \mathrm{C}\right.$ junction temperature) and maximum voltage.
2. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.

AC loadings are defined per the $\mathrm{PCI} / \mathrm{PCI}-\mathrm{X}$ specifications for the datapath; Microsemi loadings for enable path characterization are described in Figure 2-11.



## Figure 2-11•AC Loading

AC loadings are defined per $\mathrm{PCI} / \mathrm{PCI}-X$ specifications for the datapath; Microsemi loading for tristate is described in Table 2-87.

Table 2-87• AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* $^{*}$ (V) | C $_{\text {LoAD }}$ (pF) |
| :--- | :---: | :---: | :---: |
| 0 | 3.3 | $0.285^{*} \mathrm{VCCI}$ for $\mathrm{t}_{\mathrm{DP}(\mathrm{R})}$ | 10 |
|  |  | $0.615^{*} \mathrm{VCCI}$ for $\mathrm{t}_{\mathrm{DP}(\mathrm{F})}$ |  |

Note: $\quad$ *Measuring point $=V_{\text {trip. }}$ See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-88•3.3 V PCI/PCI-X
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$ Applicable to Advanced I/O Banks

| Speed Grade | $\mathbf{t}_{\text {DOUT }}$ | $\mathbf{t}_{\mathbf{D P}}$ | $\mathbf{t}_{\text {DIN }}$ | $\mathbf{t}_{\mathbf{P Y}}$ | $\mathbf{t}_{\text {EOUT }}$ | $\mathbf{t}_{\mathbf{Z L}}$ | $\mathbf{t}_{\mathbf{Z H}}$ | $\mathbf{t}_{\mathbf{L Z}}$ | $\mathbf{t}_{\mathbf{H Z}}$ | $\mathbf{t}_{\mathbf{Z L S}}$ | $\mathbf{t}_{\mathbf{Z H S}}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Std. | 0.66 | 2.68 | 0.04 | 0.86 | 0.43 | 2.73 | 1.95 | 3.21 | 3.58 | 4.97 | 4.19 | ns |
| -1 | 0.56 | 2.28 | 0.04 | 0.73 | 0.36 | 2.32 | 1.66 | 2.73 | 3.05 | 4.22 | 3.56 | ns |
| -2 | 0.49 | 2.00 | 0.03 | 0.65 | 0.32 | 2.04 | 1.46 | 2.40 | 2.68 | 3.71 | 3.13 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-89•3.3 V PCI/PCI-X
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$
Applicable to Standard Plus I/O Banks

| Speed Grade | $\mathbf{t}_{\text {DOUT }}$ | $\mathbf{t}_{\mathbf{D P}}$ | $\mathbf{t}_{\mathbf{D I N}}$ | $\mathbf{t}_{\mathbf{P Y}}$ | $\mathbf{t}_{\text {EOUT }}$ | $\mathbf{t}_{\mathbf{Z L}}$ | $\mathbf{t}_{\mathbf{Z H}}$ | $\mathbf{t}_{\mathbf{L Z}}$ | $\mathbf{t}_{\mathbf{H Z}}$ | $\mathbf{t}_{\mathbf{Z L S}}$ | $\mathbf{t}_{\mathbf{Z H S}}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Std. | 0.66 | 2.31 | 0.04 | 0.85 | 0.43 | 2.35 | 1.70 | 2.79 | 3.22 | 4.59 | 3.94 | ns |
| -1 | 0.56 | 1.96 | 0.04 | 0.72 | 0.36 | 2.00 | 1.45 | 2.37 | 2.74 | 3.90 | 3.35 | ns |
| -2 | 0.49 | 1.72 | 0.03 | 0.64 | 0.32 | 1.76 | 1.27 | 2.08 | 2.41 | 3.42 | 2.94 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Differential I/O Characteristics

## Physical Implementation

Configuration of the I/O modules as a differential pair is handled by Microsemi Designer software when the user instantiates a differential I/O macro in the design.
Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

## LVDS

Low-Voltage Differential Signaling (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one data bit be carried through two signal lines, so two pins are needed. It also requires external resistor termination.
The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-12. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation because the output standard specifications are different.
Along with LVDS I/O, ProASIC3 also supports Bus LVDS structure and Multipoint LVDS (M-LVDS) configuration (up to 40 nodes).


Figure 2-12•LVDS Circuit Diagram and Board-Level Implementation

Table 2-90• LVDS Minimum and Maximum DC Input and Output Levels

| DC Parameter | Description | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCI | Supply Voltage | 2.375 | 2.5 | 2.625 | V |
| VOL | Output Low Voltage | 0.9 | 1.075 | 1.25 | V |
| VOH | Output High Voltage | 1.25 | 1.425 | 1.6 | V |
| $\mathrm{IOL}^{1}$ | Output Lower Current | 0.65 | 0.91 | 1.16 | mA |
| $\mathrm{IOH}^{1}$ | Output High Current | 0.65 | 0.91 | 1.16 | mA |
| $\mathrm{VI}^{\text {IIH }} 2,3$ | Input Voltage | 0 |  | 2.925 | V |
| $\mathrm{IIL}^{2,4}$ | Input High Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{VODIFF}^{2}$ | Input Low Leakage Current |  |  | 10 | $\mu \mathrm{~A}$ |
| VOCM | Differential Output Voltage | 250 | 350 | 450 | mV |
| VICM | Output Common Mode Voltage | 1.125 | 1.25 | 1.375 | V |
| VIDIFF | Input Common Mode Voltage | 0.05 | 1.25 | 2.35 | V |

Notes:

1. IOL/IOH defined by VODIFF/(Resistor Network)
2. Currents are measured at $85^{\circ} \mathrm{C}$ junction temperature.
3. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN <VCCI. Input current is larger when operating outside recommended ranges.
4. IIL is the input leakage current per I/O pin over recommended operation conditions where $-0.3 \mathrm{~V}<$ VIN $<$ VIL.

Table 2-91 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) $^{1.075}$ |
| :--- | :---: | :---: |

Note: $\quad$ *Measuring point $=V_{\text {trip. }}$. See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-92 • LVDS
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=2.3 \mathrm{~V}$

| Speed Grade | $\mathbf{t}_{\text {DOUT }}$ | $\mathbf{t}_{\text {DP }}$ | $\mathbf{t}_{\text {DIN }}$ | $\mathbf{t}_{\text {PY }}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Std. | 0.66 | 1.83 | 0.04 | 1.60 | ns |
| -1 | 0.56 | 1.56 | 0.04 | 1.36 | ns |
| -2 | 0.49 | 1.37 | 0.03 | 1.20 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## B-LVDS/M-LVDS

Bus LVDS (B-LVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to highperformance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers, and transceivers. Microsemi LVDS drivers provide the higher drive current required by B-LVDS and M-LVDS to accommodate the loading. The drivers require series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using the TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Microsemi LVDS macros can achieve up to 200 MHz with a maximum of 20 loads. A sample application is given in Figure 2-13. The input and output buffer delays are available in the LVDS section in Table 2-92.
Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst-case Industrial operating conditions, at the farthest receiver: $\mathrm{R}_{\mathrm{S}}=60 \Omega$ and $\mathrm{R}_{\mathrm{T}}=70 \Omega$, given $Z_{0}=50 \Omega\left(2{ }^{\prime \prime}\right)$ and $Z_{\text {stub }}=50 \Omega\left(\sim 1.5^{\prime \prime}\right)$.


Figure 2-13•B-LVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers

## LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit be carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 2-14. The building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation because the output standard specifications are different.


Figure 2-14•LVPECL Circuit Diagram and Board-Level Implementation

Table 2-93 • Minimum and Maximum DC Input and Output Levels

| DC Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCCI | Supply Voltage | 3.0 |  | 3.3 |  | 3.6 |  | V |
| VOL | Output Low Voltage | 0.96 | 1.27 | 1.06 | 1.43 | 1.30 | 1.57 | V |
| VOH | Output High Voltage | 1.8 | 2.11 | 1.92 | 2.28 | 2.13 | 2.41 | V |
| VIL, VIH | Input Low, Input High Voltages | 0 | 3.6 | 0 | 3.6 | 0 | 3.6 | V |
| VODIFF | Differential Output Voltage | 0.625 | 0.97 | 0.625 | 0.97 | 0.625 | 0.97 | V |
| VOCM | Output Common-Mode Voltage | 1.762 | 1.98 | 1.762 | 1.98 | 1.762 | 1.98 | V |
| VICM | Input Common-Mode Voltage | 1.01 | 2.57 | 1.01 | 2.57 | 1.01 | 2.57 | V |
| VIDIFF | Input Differential Voltage | 300 |  | 300 |  | 300 |  | mV |

Table 2-94•AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) $^{1.64}$ |
| :--- | :---: | :---: |

Note: *Measuring point $=V_{\text {trip. }}$ See Table 2-22 on page 2-22 for a complete table of trip points.

## Timing Characteristics

Table 2-95•LVPECL
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$, Worst-Case VCCI $=3.0 \mathrm{~V}$

| Speed Grade | $\mathbf{t}_{\text {DOUT }}$ | $\mathbf{t}_{\text {DP }}$ | $\mathbf{t}_{\text {DIN }}$ | $\mathbf{t}_{\text {PY }}$ | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Std. | 0.66 | 1.80 | 0.04 | 1.40 | ns |
| -1 | 0.56 | 1.53 | 0.04 | 1.19 | ns |
| -2 | 0.49 | 1.34 | 0.03 | 1.05 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## I/O Register Specifications

Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset


Figure 2-15• Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Table 2-96 • Parameter Definition and Measuring Nodes

| Parameter Name | Parameter Definition | Measuring Nodes (from, to)* |
| :---: | :---: | :---: |
| toclka | Clock-to-Q of the Output Data Register | H, DOUT |
| tosud | Data Setup Time for the Output Data Register | F, H |
| $\mathrm{t}_{\mathrm{OHD}}$ | Data Hold Time for the Output Data Register | F, H |
| tosue | Enable Setup Time for the Output Data Register | G, H |
| $\mathrm{t}_{\text {OHE }}$ | Enable Hold Time for the Output Data Register | G, H |
| $\mathrm{t}_{\text {OPRE2Q }}$ | Asynchronous Preset-to-Q of the Output Data Register | L, DOUT |
| torempre | Asynchronous Preset Removal Time for the Output Data Register | L, H |
| torecpre | Asynchronous Preset Recovery Time for the Output Data Register | L, H |
| toeclka | Clock-to-Q of the Output Enable Register | H, EOUT |
| toesud | Data Setup Time for the Output Enable Register | J, H |
| $\mathrm{t}_{\text {OEHD }}$ | Data Hold Time for the Output Enable Register | J, H |
| toesue | Enable Setup Time for the Output Enable Register | K, H |
| $\mathrm{t}_{\text {OEHE }}$ | Enable Hold Time for the Output Enable Register | K, H |
| toepre2Q | Asynchronous Preset-to-Q of the Output Enable Register | I, EOUT |
| toerempre | Asynchronous Preset Removal Time for the Output Enable Register | I, H |
| toerecpre | Asynchronous Preset Recovery Time for the Output Enable Register | I, H |
| tICLKQ | Clock-to-Q of the Input Data Register | A, E |
| tisud | Data Setup Time for the Input Data Register | C, A |
| $\mathrm{t}_{\text {IHD }}$ | Data Hold Time for the Input Data Register | C, A |
| tisue | Enable Setup Time for the Input Data Register | B, A |
| $\mathrm{t}_{\text {IHE }}$ | Enable Hold Time for the Input Data Register | B, A |
| $t_{\text {IPRE2Q }}$ | Asynchronous Preset-to-Q of the Input Data Register | D, E |
| $\mathrm{t}_{\text {IREMPRE }}$ | Asynchronous Preset Removal Time for the Input Data Register | D, A |
| tirecpre | Asynchronous Preset Recovery Time for the Input Data Register | D, A |

Note: *See Figure 2-15 on page 2-69 for more information.

Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear


Figure 2-16• Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Table 2-97• Parameter Definition and Measuring Nodes

| Parameter Name | Parameter Definition | Measuring Nodes (from, to)* |
| :---: | :---: | :---: |
| toclka | Clock-to-Q of the Output Data Register | HH, DOUT |
| tosud | Data Setup Time for the Output Data Register | FF, HH |
| $\mathrm{t}_{\mathrm{OHD}}$ | Data Hold Time for the Output Data Register | FF, HH |
| tosue | Enable Setup Time for the Output Data Register | GG, HH |
| $\mathrm{t}_{\text {OHE }}$ | Enable Hold Time for the Output Data Register | GG, HH |
| $\mathrm{t}_{\text {OCLR2Q }}$ | Asynchronous Clear-to-Q of the Output Data Register | LL, DOUT |
| $\mathrm{t}_{\text {OREMCLR }}$ | Asynchronous Clear Removal Time for the Output Data Register | LL, HH |
| torecclr | Asynchronous Clear Recovery Time for the Output Data Register | LL, HH |
| toeclka | Clock-to-Q of the Output Enable Register | HH, EOUT |
| toesud | Data Setup Time for the Output Enable Register | JJ, HH |
| toehd | Data Hold Time for the Output Enable Register | JJ, HH |
| toesue | Enable Setup Time for the Output Enable Register | KK, HH |
| $\mathrm{t}_{\text {OEHE }}$ | Enable Hold Time for the Output Enable Register | KK, HH |
| $\mathrm{t}_{\text {OECLR2Q }}$ | Asynchronous Clear-to-Q of the Output Enable Register | II, EOUT |
| toeremclr | Asynchronous Clear Removal Time for the Output Enable Register | II, HH |
| toereccle | Asynchronous Clear Recovery Time for the Output Enable Register | II, HH |
| $\mathrm{t}_{\text {ICLKQ }}$ | Clock-to-Q of the Input Data Register | AA, EE |
| $\mathrm{t}_{\text {ISUD }}$ | Data Setup Time for the Input Data Register | CC, AA |
| $\mathrm{t}_{\text {IHD }}$ | Data Hold Time for the Input Data Register | CC, AA |
| $\mathrm{t}_{\text {ISUE }}$ | Enable Setup Time for the Input Data Register | BB, AA |
| $\mathrm{t}_{\text {IHE }}$ | Enable Hold Time for the Input Data Register | BB, AA |
| ticlR2Q | Asynchronous Clear-to-Q of the Input Data Register | DD, EE |
| $\mathrm{t}_{\text {IREMCLR }}$ | Asynchronous Clear Removal Time for the Input Data Register | DD, AA |
| tiRECCLR | Asynchronous Clear Recovery Time for the Input Data Register | DD, AA |

Note: *See Figure 2-16 on page 2-71 for more information.

## Input Register



Figure 2-17• Input Register Timing Diagram

## Timing Characteristics

Table 2-98 • Input Data Register Propagation Delays Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tICLKQ | Clock-to-Q of the Input Data Register | 0.24 | 0.27 | 0.32 | ns |
| tISUD | Data Setup Time for the Input Data Register | 0.26 | 0.30 | 0.35 | ns |
| $\mathrm{t}_{\text {IHD }}$ | Data Hold Time for the Input Data Register | 0.00 | 0.00 | 0.00 | ns |
| tisue | Enable Setup Time for the Input Data Register | 0.37 | 0.42 | 0.50 | ns |
| $\mathrm{t}_{\text {IHE }}$ | Enable Hold Time for the Input Data Register | 0.00 | 0.00 | 0.00 | ns |
| tICLR2Q | Asynchronous Clear-to-Q of the Input Data Register | 0.45 | 0.52 | 0.61 | ns |
| tIPRE2Q | Asynchronous Preset-to-Q of the Input Data Register | 0.45 | 0.52 | 0.61 | ns |
| tIREMCLR | Asynchronous Clear Removal Time for the Input Data Register | 0.00 | 0.00 | 0.00 | ns |
| tIRECCLR | Asynchronous Clear Recovery Time for the Input Data Register | 0.22 | 0.25 | 0.30 | ns |
| tIREMPRE | Asynchronous Preset Removal Time for the Input Data Register | 0.00 | 0.00 | 0.00 | ns |
| tIRECPRE | Asynchronous Preset Recovery Time for the Input Data Register | 0.22 | 0.25 | 0.30 | ns |
| tiwCLR | Asynchronous Clear Minimum Pulse Width for the Input Data Register | 0.22 | 0.25 | 0.30 | ns |
| tiwPRE | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.22 | 0.25 | 0.30 | ns |
| tICKMPWH | Clock Minimum Pulse Width High for the Input Data Register | 0.36 | 0.41 | 0.48 | ns |
| tICKMPWL | Clock Minimum Pulse Width Low for the Input Data Register | 0.32 | 0.37 | 0.43 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Output Register



Figure 2-18• Output Register Timing Diagram

## Timing Characteristics

Table 2-99• Output Data Register Propagation Delays Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {OCLKQ }}$ | Clock-to-Q of the Output Data Register | 0.59 | 0.67 | 0.79 | ns |
| $t_{\text {OSUD }}$ | Data Setup Time for the Output Data Register | 0.31 | 0.36 | 0.42 | ns |
| $t_{\text {OHD }}$ | Data Hold Time for the Output Data Register | 0.00 | 0.00 | 0.00 | ns |
| $t_{\text {OSUE }}$ | Enable Setup Time for the Output Data Register | 0.44 | 0.50 | 0.59 | ns |
| $t_{\text {OHE }}$ | Enable Hold Time for the Output Data Register | 0.00 | 0.00 | 0.00 | ns |
| $t_{\text {OCLR2Q }}$ | Asynchronous Clear-to-Q of the Output Data Register | 0.80 | 0.91 | 1.07 | ns |
| $t_{\text {OPRE2Q }}$ | Asynchronous Preset-to-Q of the Output Data Register | 0.80 | 0.91 | 1.07 | ns |
| $t_{\text {OREMCLR }}$ | Asynchronous Clear Removal Time for the Output Data Register | 0.00 | 0.00 | 0.00 | ns |
| $t_{\text {ORECCLR }}$ | Asynchronous Clear Recovery Time for the Output Data Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {OREMPRE }}$ | Asynchronous Preset Removal Time for the Output Data Register | 0.00 | 0.00 | 0.00 | ns |
| $t_{\text {ORECPRE }}$ | Asynchronous Preset Recovery Time for the Output Data Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {OWCLR }}$ | Asynchronous Clear Minimum Pulse Width for the Output Data Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {OWPRE }}$ | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {OCKMPWH }}$ | Clock Minimum Pulse Width High for the Output Data Register | 0.36 | 0.41 | 0.48 | ns |
| $t_{\text {OCKMPWL }}$ | Clock Minimum Pulse Width Low for the Output Data Register | 0.32 | 0.37 | 0.43 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Output Enable Register


Figure 2-19• Output Enable Register Timing Diagram

## Timing Characteristics

Table 2-100 • Output Enable Register Propagation Delays
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {OECLKQ }}$ | Clock-to-Q of the Output Enable Register | 0.59 | 0.67 | 0.79 | ns |
| $\mathrm{t}_{\text {OESUD }}$ | Data Setup Time for the Output Enable Register | 0.31 | 0.36 | 0.42 | ns |
| $\mathrm{t}_{\text {OEHD }}$ | Data Hold Time for the Output Enable Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {OESUE }}$ | Enable Setup Time for the Output Enable Register | 0.44 | 0.50 | 0.58 | ns |
| $\mathrm{t}_{\text {OEHE }}$ | Enable Hold Time for the Output Enable Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {OECLR2Q }}$ | Asynchronous Clear-to-Q of the Output Enable Register | 0.67 | 0.76 | 0.89 | ns |
| $\mathrm{t}_{\text {OEPRE2Q }}$ | Asynchronous Preset-to-Q of the Output Enable Register | 0.67 | 0.76 | 0.89 | ns |
| $\mathrm{t}_{\text {OEREMCLR }}$ | Asynchronous Clear Removal Time for the Output Enable Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {OERECCLR }}$ | Asynchronous Clear Recovery Time for the Output Enable Register | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {OEREMPRE }}$ | Asynchronous Preset Removal Time for the Output Enable Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {OERECPRE }}$ | Asynchronous Preset Recovery Time for the Output Enable Register | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {OEWCLR }}$ | Asynchronous Clear Minimum Pulse Width for the Output Enable Register | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {OEWPRE }}$ | Asynchronous Preset Minimum Pulse Width for the Output Enable Register | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {OECKMPWH }}$ | Clock Minimum Pulse Width High for the Output Enable Register | 0.36 | 0.41 | 0.48 | ns |
| $\mathrm{t}_{\text {OECKMPWL }}$ | Clock Minimum Pulse Width Low for the Output Enable Register | 0.32 | 0.37 | 0.43 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## DDR Module Specifications

## Input DDR Module



Figure 2-20•Input DDR Timing Model
Table 2-101• Parameter Definitions

| Parameter Name | Parameter Definition | Measuring Nodes (from, to) |
| :--- | :--- | :---: |
| $t_{\text {DDRICLKQ1 }}$ | Clock-to-Out Out_QR | $\mathrm{B}, \mathrm{D}$ |
| $\mathrm{t}_{\text {DDRICLKQ2 }}$ | Clock-to-Out Out_QF | $\mathrm{B}, \mathrm{E}$ |
| $\mathrm{t}_{\text {DDRISUD }}$ | Data Setup Time of DDR input | $\mathrm{A}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDRIHD }}$ | Data Hold Time of DDR input | $\mathrm{A}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDRICLR2Q1 }}$ | Clear-to-Out Out_QR | $\mathrm{C}, \mathrm{D}$ |
| $\mathrm{t}_{\text {DDRICLR2Q2 }}$ | Clear-to-Out Out_QF | $\mathrm{C}, \mathrm{E}$ |
| $\mathrm{t}_{\text {DDRIREMCLR }}$ | Clear Removal | $\mathrm{C}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDRIRECCLR }}$ | Clear Recovery | $\mathrm{C}, \mathrm{B}$ |



Figure 2-21• Input DDR Timing Diagram

## Timing Characteristics

## Table 2-102•Input DDR Propagation Delays

Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DDRICLKQ1 }}$ | Clock-to-Out Out_QR for Input DDR | 0.27 | 0.31 | 0.37 | ns |
| $\mathrm{t}_{\text {DDRICLKQ2 }}$ | Clock-to-Out Out_QF for Input DDR | 0.39 | 0.44 | 0.52 | ns |
| $\mathrm{t}_{\text {DDRISUD }}$ | Data Setup for Input DDR (Fall) | 0.25 | 0.28 | 0.33 | ns |
|  | Data Setup for Input DDR (Rise) | 0.25 | 0.28 | 0.33 | ns |
| $\mathrm{t}_{\text {DDRIHD }}$ | Data Hold for Input DDR (Fall) | 0.00 | 0.00 | 0.00 | ns |
|  | Data Hold for Input DDR (Rise) | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DDRICLR2Q1 }}$ | Asynchronous Clear-to-Out Out_QR for Input DDR | 0.46 | 0.53 | 0.62 | ns |
| $t_{\text {DDRICLR2Q2 }}$ | Asynchronous Clear-to-Out Out_QF for Input DDR | 0.57 | 0.65 | 0.76 | ns |
| t ${ }_{\text {DDRIREMCLR }}$ | Asynchronous Clear Removal time for Input DDR | 0.00 | 0.00 | 0.00 | ns |
| t DDRIRECCLR | Asynchronous Clear Recovery time for Input DDR | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {DDRIWCLR }}$ | Asynchronous Clear Minimum Pulse Width for Input DDR | 0.22 | 0.25 | 0.30 | ns |
| tmDRICKMPWH | Clock Minimum Pulse Width High for Input DDR | 0.36 | 0.41 | 0.48 | ns |
| $t_{\text {DDRICKMPWL }}$ | Clock Minimum Pulse Width Low for Input DDR | 0.32 | 0.37 | 0.43 | ns |
| F DDRIMAX | Maximum Frequency for Input DDR | 350 | 309 | 263 | MHz |

Note: For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Output DDR Module

$\qquad$
Output DDR


Figure 2-22• Output DDR Timing Model
Table 2-103 • Parameter Definitions

| Parameter Name | Parameter Definition | Measuring Nodes (from, to) |
| :--- | :--- | :---: |
| $\mathrm{t}_{\text {DDROCLKQ }}$ | Clock-to-Out | $\mathrm{B}, \mathrm{E}$ |
| $\mathrm{t}_{\text {DDROCLR2Q }}$ | Asynchronous Clear-to-Out | $\mathrm{C}, \mathrm{E}$ |
| $\mathrm{t}_{\text {DDROREMCLR }}$ | Clear Removal | $\mathrm{C}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDRORECCLR }}$ | Clear Recovery | $\mathrm{C}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDROSUD1 }}$ | Data Setup Data_F | $\mathrm{A}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDROSUD2 }}$ | Data Setup Data_R | $\mathrm{D}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDROHD1 }}$ | Data Hold Data_F | $\mathrm{A}, \mathrm{B}$ |
| $\mathrm{t}_{\text {DDROHD2 }}$ | Data Hold Data_R | $\mathrm{D}, \mathrm{B}$ |



Figure 2-23• Output DDR Timing Diagram

## Timing Characteristics

Table 2-104 • Output DDR Propagation Delays Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {DDROCLKQ }}$ | Clock-to-Out of DDR for Output DDR | 0.70 | 0.80 | 0.94 | ns |
| $\mathrm{t}_{\text {DDROSUD1 }}$ | Data_F Data Setup for Output DDR | 0.38 | 0.43 | 0.51 | ns |
| $\mathrm{t}_{\text {DDROSUD2 }}$ | Data_R Data Setup for Output DDR | 0.38 | 0.43 | 0.51 | ns |
| $\mathrm{t}_{\text {DDROHD1 }}$ | Data_F Data Hold for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DDROHD2 }}$ | Data_R Data Hold for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DDROCLR2Q }}$ | Asynchronous Clear-to-Out for Output DDR | 0.80 | 0.91 | 1.07 | ns |
| $\mathrm{t}_{\text {DDROREMCLR }}$ | Asynchronous Clear Removal Time for Output DDR | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DDRORECCLR }}$ | Asynchronous Clear Recovery Time for Output DDR | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {DDROWCLR1 }}$ | Asynchronous Clear Minimum Pulse Width for Output DDR | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {DDROCKMPWH }}$ | Clock Minimum Pulse Width High for the Output DDR | 0.36 | 0.41 | 0.48 | ns |
| $\mathrm{t}_{\text {DDROCKMPWL }}$ | Clock Minimum Pulse Width Low for the Output DDR | 0.32 | 0.37 | 0.43 | ns |
| F $_{\text {DDOMAX }}$ | Maximum Frequency for the Output DDR | 350 | 309 | 263 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## VersaTile Characteristics

## VersaTile Specifications as a Combinatorial Module

The ProASIC3 library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library. For more details, refer to the Fusion, IGLOO ${ }^{\circledR} /$, and ProASIC3/E Macro Library Guide.






Figure 2-24•Sample of Combinatorial Cells


Figure 2-25• Timing Model and Waveforms

## Timing Characteristics

Table 2-105 • Combinatorial Cell Propagation Delays
Commercial-Case Conditions: $\mathrm{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Combinatorial Cell | Equation | Parameter | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| INV | $\mathrm{Y}=!\mathrm{A}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.40 | 0.46 | 0.54 | ns |
| AND2 | $\mathrm{Y}=\mathrm{A} \cdot \mathrm{B}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.47 | 0.54 | 0.63 | ns |
| NAND2 | $\mathrm{Y}=!(\mathrm{A} \cdot \mathrm{B})$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.47 | 0.54 | 0.63 | ns |
| OR2 | $\mathrm{Y}=\mathrm{A}+\mathrm{B}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.49 | 0.55 | 0.65 | ns |
| NOR2 | $\mathrm{Y}=!(\mathrm{A}+\mathrm{B})$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.49 | 0.55 | 0.65 | ns |
| XOR2 | $\mathrm{Y}=\mathrm{A} \oplus \mathrm{B}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.74 | 0.84 | 0.99 | ns |
| MAJ3 | $\mathrm{Y}=\mathrm{MAJ}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.70 | 0.79 | 0.93 | ns |
| XOR3 | $\mathrm{Y}=\mathrm{A} \oplus \mathrm{B} \oplus \mathrm{C}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.87 | 1.00 | 1.17 | ns |
| MUX2 | $\mathrm{Y}=\mathrm{A}!\mathrm{S}+\mathrm{B} \mathrm{S}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.51 | 0.58 | 0.68 | ns |
| AND3 | $\mathrm{Y}=\mathrm{A} \cdot \mathrm{B} \cdot \mathrm{C}$ | $\mathrm{t}_{\mathrm{PD}}$ | 0.56 | 0.64 | 0.75 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## VersaTile Specifications as a Sequential Module

The ProASIC3 library offers a wide variety of sequential cells, including flip-flops and latches. Each has a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the Fusion, IGLOO/e, and ProASIC3/E Macro Library Guide.


Figure 2-26•Sample of Sequential Cells


Figure 2-27• Timing Model and Waveforms

## Timing Characteristics

Table 2-106• Register Delays
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $t_{\text {CLKQ }}$ | Clock-to-Q of the Core Register | 0.55 | 0.63 | 0.74 | ns |
| $\mathrm{t}_{\text {SUD }}$ | Data Setup Time for the Core Register | 0.43 | 0.49 | 0.57 | ns |
| $\mathrm{t}_{\text {HD }}$ | Data Hold Time for the Core Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {SUE }}$ | Enable Setup Time for the Core Register | 0.45 | 0.52 | 0.61 | ns |
| $\mathrm{t}_{\text {HE }}$ | Enable Hold Time for the Core Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CLR2Q }}$ | Asynchronous Clear-to-Q of the Core Register | 0.40 | 0.45 | 0.53 | ns |
| $\mathrm{t}_{\text {PRE2Q }}$ | Asynchronous Preset-to-Q of the Core Register | 0.40 | 0.45 | 0.53 | ns |
| $\mathrm{t}_{\text {REMCLR }}$ | Asynchronous Clear Removal Time for the Core Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {RECCLR }}$ | Asynchronous Clear Recovery Time for the Core Register | 0.22 | 0.25 | 0.30 | ns |
| $\mathrm{t}_{\text {REMPRE }}$ | Asynchronous Preset Removal Time for the Core Register | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {RECPRE }}$ | Asynchronous Preset Recovery Time for the Core Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {WCLR }}$ | Asynchronous Clear Minimum Pulse Width for the Core Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {WPRE }}$ | Asynchronous Preset Minimum Pulse Width for the Core Register | 0.22 | 0.25 | 0.30 | ns |
| $t_{\text {CKMPWH }}$ | Clock Minimum Pulse Width High for the Core Register | 0.32 | 0.37 | 0.43 | ns |
| $t_{\text {CKMPWL }}$ | Clock Minimum Pulse Width Low for the Core Register | 0.36 | 0.41 | 0.48 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Global Resource Characteristics

## A3P250 Clock Tree Topology

Clock delays are device-specific. Figure 2-28 is an example of a global tree used for clock routing. The global tree presented in Figure 2-28 is driven by a CCC located on the west side of the A3P250 device. It is used to drive all D-flipflops in the device.


Figure 2-28•Example of Global Tree Use in an A3P250 Device for Clock Routing

## Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard-dependent, and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, refer to the "Clock Conditioning Circuits" section on page 2-90. Table 2-108 to Table 2-114 on page 2-89 present minimum and maximum global clock delays within each device. Minimum and maximum delays are measured with minimum and maximum loading.

## Timing Characteristics

Table 2-107 • A3P015 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\text {RCKL }}$ | Input Low Delay for Global Clock | 0.66 | 0.81 | 0.75 | 0.92 | 0.88 | 1.08 | ns |
| trckh | Input High Delay for Global Clock | 0.67 | 0.84 | 0.76 | 0.96 | 0.89 | 1.13 | ns |
| treKmpwh | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trCKSW | Maximum Skew for Global Clock |  | 0.18 |  | 0.21 |  | 0.25 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage-supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-108 • A3P030 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{\text {2 }}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{\text {2 }}$ |  |
| $\mathrm{t}_{\text {RCKL }}$ | Input Low Delay for Global Clock | 0.67 | 0.81 | 0.76 | 0.92 | 0.89 | 1.09 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input High Delay for Global Clock | 0.68 | 0.85 | 0.77 | 0.97 | 0.91 | 1.14 | ns |
| trCKMPWH | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trCKSW | Maximum Skew for Global Clock |  | 0.18 |  | 0.21 |  | 0.24 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-109 • A3P060 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\text {RCKL }}$ | Input Low Delay for Global Clock | 0.71 | 0.93 | 0.81 | 1.05 | 0.95 | 1.24 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input High Delay for Global Clock | 0.70 | 0.96 | 0.80 | 1.09 | 0.94 | 1.28 | ns |
| trCKMPWH | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trcksw | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.34 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-110 • A3P125 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\mathrm{RCKL}}$ | Input Low Delay for Global Clock | 0.77 | 0.99 | 0.87 | 1.12 | 1.03 | 1.32 | ns |
| trick | Input High Delay for Global Clock | 0.76 | 1.02 | 0.87 | 1.16 | 1.02 | 1.37 | ns |
| trCKMPWH | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trCKSW | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.34 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-111 • A3P250 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\text {RCKL }}$ | Input Low Delay for Global Clock | 0.80 | 1.01 | 0.91 | 1.15 | 1.07 | 1.36 | ns |
| trckh | Input High Delay for Global Clock | 0.78 | 1.04 | 0.89 | 1.18 | 1.04 | 1.39 | ns |
| trekmpwh | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trCKSW | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.34 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-112 • A3P400 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| trckL | Input Low Delay for Global Clock | 0.87 | 1.09 | 0.99 | 1.24 | 1.17 | 1.46 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input High Delay for Global Clock | 0.86 | 1.11 | 0.98 | 1.27 | 1.15 | 1.49 | ns |
| trckMPWH | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trekMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trcksw | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.34 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-113 • A3P600 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\text {RCKL }}$ | Input Low Delay for Global Clock | 0.87 | 1.09 | 0.99 | 1.24 | 1.17 | 1.46 | ns |
| $\mathrm{t}_{\text {RCKH }}$ | Input High Delay for Global Clock | 0.86 | 1.11 | 0.98 | 1.27 | 1.15 | 1.49 | ns |
| trCKMPWH | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| $\mathrm{t}_{\text {RCKMPWL }}$ | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| trCKSW | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.34 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-114 • A3P1000 Global Resource
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 |  | -1 |  | Std. |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ | Min. ${ }^{1}$ | Max. ${ }^{2}$ |  |
| $\mathrm{t}_{\mathrm{RCKL}}$ | Input Low Delay for Global Clock | 0.94 | 1.16 | 1.07 | 1.32 | 1.26 | 1.55 | ns |
| trCKH | Input High Delay for Global Clock | 0.93 | 1.19 | 1.06 | 1.35 | 1.24 | 1.59 | ns |
| trekmpwh | Minimum Pulse Width High for Global Clock | 0.75 |  | 0.85 |  | 1.00 |  | ns |
| trCKMPWL | Minimum Pulse Width Low for Global Clock | 0.85 |  | 0.96 |  | 1.13 |  | ns |
| tRCKSW | Maximum Skew for Global Clock |  | 0.26 |  | 0.29 |  | 0.35 | ns |

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Clock Conditioning Circuits

## CCC Electrical Specifications

## Timing Characteristics

Table 2-115 • ProASIC3 CCC/PLL Specification

| Parameter | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: |
| Clock Conditioning Circuitry Input Frequency fin_ccc | 1.5 |  | 350 | MHz |
| Clock Conditioning Circuitry Output Frequency fout_ccc | 0.75 |  | 350 | MHz |
| Serial Clock (SCLK) for Dynamic PLL ${ }^{1}$ |  |  | 125 | MHz |
| Delay Increments in Programmable Delay Blocks ${ }^{2,3}$ |  | 2004 |  | ps |
| Number of Programmable Values in Each Programmable Delay Block |  |  | 32 |  |
| Input Period Jitter |  |  | 1.5 | ns |
| CCC Output Peak-to-Peak Period Jitter F $\mathrm{CCC}_{\text {_OUT }}$ | Max Peak-to-Peak Period Jitter |  |  |  |
|  | 1 Global Network Used |  | 3 Global Networks Used |  |
| 0.75 MHz to 24 MHz | 0.50\% |  | 0.70\% |  |
| 24 MHz to 100 MHz | 1.00\% |  | 1.20\% |  |
| 100 MHz to 250 MHz | 1.75\% |  | 2.00\% |  |
| 250 MHz to 350 MHz | 2.50\% |  | 5.60\% |  |
| Acquisition Time |  |  |  |  |
| (A3P250 and A3P1000 only) LockControl $=0$ |  |  | 300 | $\mu \mathrm{s}$ |
| LockControl = 1 |  |  | 300 | $\mu \mathrm{s}$ |
| (all other dies) LockControl $=0$ |  |  | 300 | $\mu \mathrm{s}$ |
| LockControl = 1 |  |  | 6.0 | ms |
| Tracking Jitter ${ }^{5}$ |  |  |  |  |
| (A3P250 and A3P1000 only) LockControl $=0$ |  |  | 1.6 | ns |
| LockControl = 1 |  |  | 1.6 | ns |
| (all other dies) LockControl $=0$ |  |  | 1.6 | ns |
| LockControl = 1 |  |  | 0.8 | ns |
| Output Duty Cycle | 48.5 |  | 51.5 | \% |
| Delay Range in Block: Programmable Delay 1 ${ }^{2,3}$ | 0.6 |  | 5.56 | ns |
| Delay Range in Block: Programmable Delay 2 ${ }^{2,3}$ | 0.225 |  | 5.56 | ns |
| Delay Range in Block: Fixed Delay ${ }^{2,3}$ |  | 2.2 |  | ns |

Notes:

1. Maximum value obtained for a -2 speed-grade device in worst-case commercial conditions. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
2. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 for deratings.
3. $T_{J}=25^{\circ} \mathrm{C}, V C C=1.5 \mathrm{~V}$
4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available. Refer to the Libero SoC Online Help for more information.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter parameter.
6. The A3P030 device does not contain a PLL.


Note: Peak-to-peak jitter measurements are defined by $T_{\text {peak-to-peak }}=T_{\text {period_max }}-T_{\text {period_min }}$.
Figure 2-29• Peak-to-Peak Jitter Definition

## Embedded SRAM and FIFO Characteristics

## SRAM



Figure 2-30•RAM Models

Timing Waveforms


Figure 2-31• RAM Read for Pass-Through Output. Applicable to Both RAM4K9 and RAM512x18.


Figure 2-32• RAM Read for Pipelined Output. Applicable to Both RAM4K9 and RAM512x18.


Figure 2-33• RAM Write, Output Retained. Applicable to Both RAM4K9 and RAM512x18.


Figure 2-34•RAM Write, Output as Write Data (WMODE = 1). Applicable to RAM4K9 Only.


Figure 2-35 • RAM Reset. Applicable to Both RAM4K9 and RAM512x18.

## Timing Characteristics

Table 2-116 • RAM4K9
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AS }}$ | Address setup time | 0.25 | 0.28 | 0.33 | ns |
| $t_{\text {AH }}$ | Address hold time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {ENS }}$ | REN, WEN setup time | 0.14 | 0.16 | 0.19 | ns |
| $t_{\text {ENH }}$ | REN, WEN hold time | 0.10 | 0.11 | 0.13 | ns |
| $t_{\text {BKS }}$ | BLK setup time | 0.23 | 0.27 | 0.31 | ns |
| $t_{\text {BKH }}$ | BLK hold time | 0.02 | 0.02 | 0.02 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Input data (DIN) setup time | 0.18 | 0.21 | 0.25 | ns |
| $t_{\text {DH }}$ | Input data (DIN) hold time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to new data valid on DOUT (output retained, WMODE $=0$ ) | 2.36 | 2.68 | 3.15 | ns |
|  | Clock High to new data valid on DOUT (flow-through, WMODE = 1) | 1.79 | 2.03 | 2.39 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to new data valid on DOUT (pipelined) | 0.89 | 1.02 | 1.20 | ns |
| $\mathrm{t}_{\mathrm{C} 2 \mathrm{CWWL}}{ }^{1}$ | Address collision clk-to-clk delay for reliable write after write on same address-Applicable to Closing Edge | 0.33 | 0.28 | 0.25 | ns |
| $\mathrm{t}_{\mathrm{C} 2 \mathrm{CWWH}}{ }^{1}$ | Address collision clk-to-clk delay for reliable write after write on same address-Applicable to Rising Edge | 0.30 | 0.26 | 0.23 | ns |
| $\mathrm{t}_{\text {C2CRWH }}{ }^{1}$ | Address collision clk-to-clk delay for reliable read access after write on same address-Applicable to Opening Edge | 0.45 | 0.38 | 0.34 | ns |
| $\mathrm{t}_{\mathrm{C} 2 \mathrm{CWRH}}{ }^{1}$ | Address collision clk-to-clk delay for reliable write access after read on same address-Applicable to Opening Edge | 0.49 | 0.42 | 0.37 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to data out Low on DOUT (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on DOUT (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $t_{\text {REMRSTB }}$ | RESET removal | 0.29 | 0.33 | 0.38 | ns |
| $t_{\text {RECRSTB }}$ | RESET recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET minimum pulse width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock cycle time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum frequency | 310 | 272 | 231 | MHz |

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for FlashBased cSoCs and FPGAs.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-117 • RAM512X18
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {AS }}$ | Address setup time | 0.25 | 0.28 | 0.33 | ns |
| $t_{\text {AH }}$ | Address hold time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {ENS }}$ | REN, WEN setup time | 0.13 | 0.15 | 0.17 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN hold time | 0.10 | 0.11 | 0.13 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Input data (WD) setup time | 0.18 | 0.21 | 0.25 | ns |
| $t_{\text {DH }}$ | Input data (WD) hold time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to new data valid on RD (output retained) | 2.16 | 2.46 | 2.89 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to new data valid on RD (pipelined) | 0.90 | 1.02 | 1.20 | ns |
| $\mathrm{t}_{\mathrm{C2CRWH}}{ }^{1}$ | Address collision clk-to-clk delay for reliable read access after write on same address-Applicable to Opening Edge | 0.50 | 0.43 | 0.38 | ns |
| $\mathrm{t}_{\mathrm{C} 2 \mathrm{CWRH}}{ }^{1}$ | Address collision clk-to-clk delay for reliable write access after read on same address-Applicable to Opening Edge | 0.59 | 0.50 | 0.44 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to data out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to data out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $t_{\text {REMRSTB }}$ | RESET removal | 0.29 | 0.33 | 0.38 | ns |
| $t_{\text {RECRSTB }}$ | RESET recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET minimum pulse width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock cycle time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum frequency | 310 | 272 | 231 | MHz |

Notes:

1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for FlashBased cSoCs and FPGAs.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## FIFO



Figure 2-36• FIFO Model

## Timing Waveforms



Figure 2-37• FIFO Read


Figure 2-38• FIFO Write


Figure 2-39• FIFO Reset


WA/RA
(Address Counter)


Figure 2-40 • FIFO EMPTY Flag and AEMPTY Flag Assertion


Figure 2-41• FIFO FULL Flag and AFULL Flag Assertion


Figure 2-42• FIFO EMPTY Flag and AEMPTY Flag Deassertion


Figure 2-43• FIFO FULL Flag and AFULL Flag Deassertion

## Timing Characteristics

Table 2-118 • FIFO (for all dies except A3P250)
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathbf{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ENS }}$ | REN, WEN Setup Time | 1.34 | 1.52 | 1.79 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to New Data Valid on RD (flow-through) | 2.17 | 2.47 | 2.90 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.94 | 1.07 | 1.26 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $t_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| $\mathrm{t}_{\text {CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| $\mathrm{t}_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $\mathrm{t}_{\text {REMRSTB }}$ | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $t_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| ${ }^{\text {t }}$ CYC | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Frequency for FIFO | 310 | 272 | 231 | MHz |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-119 • FIFO (for A3P250 only, aspect-ratio-dependent)
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ENS }}$ | REN, WEN Setup Time | 3.26 | 3.71 | 4.36 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DS }}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $t_{\text {DH }}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to New Data Valid on RD (flow-through) | 2.17 | 2.47 | 2.90 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.94 | 1.07 | 1.26 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $\mathrm{t}_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| $\mathrm{t}_{\text {CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| $\mathrm{t}_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $t_{\text {REMRSTB }}$ | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $\mathrm{t}_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\text {CYC }}$ | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Frequency for FIFO | 310 | 272 | 231 | MHz |

Table 2-120 • A3P250 FIFO 512×8
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {ENS }}$ | REN, WEN Setup Time | 3.75 | 4.27 | 5.02 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DS }}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $t_{\text {DH }}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\mathrm{CKQ1}}$ | Clock High to New Data Valid on RD (flow-through) | 2.17 | 2.47 | 2.90 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.94 | 1.07 | 1.26 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $\mathrm{t}_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| $\mathrm{t}_{\text {CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| $\mathrm{t}_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $\mathrm{t}_{\text {REMRSTB }}$ | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $\mathrm{t}_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Frequency for FIFO | 310 | 272 | 231 | MHz |

Table 2-121 • A3P250 FIFO 1k×4
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ENS }}$ | REN, WEN Setup Time | 4.05 | 4.61 | 5.42 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DS }}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to New Data Valid on RD (flow-through) | 2.36 | 2.68 | 3.15 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.89 | 1.02 | 1.20 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $\mathrm{t}_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| ${ }^{\text {t CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| $t_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $\mathrm{t}_{\text {REMRSTB }}$ | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $\mathrm{t}_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Frequency for FIFO | 310 | 272 | 231 | MHz |

Table 2-122•A3P250 FIFO 2k×2
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | -2 | -1 | Std. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {ENS }}$ | REN, WEN Setup Time | 4.39 | 5.00 | 5.88 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DS }}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $t_{\text {DH }}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to New Data Valid on RD (flow-through) | 2.36 | 2.68 | 3.15 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.89 | 1.02 | 1.20 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $\mathrm{t}_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| $\mathrm{t}_{\text {CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |
| $\mathrm{t}_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on RD (flow-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on RD (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| tremRStB | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $t_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{F}_{\text {MAX }}$ | Maximum Frequency for FIFO | 310 | 272 | 231 | MHz |

Table 2-123 • A3P250 FIFO 4k×1
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :---: | :--- | :--- | :--- |
| $t_{\text {ENS }}$ | REN, WEN Setup Time | 4.86 | 5.53 | 6.50 | ns |
| $\mathrm{t}_{\text {ENH }}$ | REN, WEN Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {BKS }}$ | BLK Setup Time | 0.19 | 0.22 | 0.26 | ns |
| $\mathrm{t}_{\text {BKH }}$ | BLK Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {DS }}$ | Input Data (WD) Setup Time | 0.18 | 0.21 | 0.25 | ns |
| $\mathrm{t}_{\text {DH }}$ | Input Data (WD) Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CKQ1 }}$ | Clock High to New Data Valid on RD (flow-through) | 2.36 | 2.68 | 3.15 | ns |
| $\mathrm{t}_{\text {CKQ2 }}$ | Clock High to New Data Valid on RD (pipelined) | 0.89 | 1.02 | 1.20 | ns |
| $\mathrm{t}_{\text {RCKEF }}$ | RCLK High to Empty Flag Valid | 1.72 | 1.96 | 2.30 | ns |
| $t_{\text {WCKFF }}$ | WCLK High to Full Flag Valid | 1.63 | 1.86 | 2.18 | ns |
| $\mathrm{t}_{\text {CKAF }}$ | Clock High to Almost Empty/Full Flag Valid | 6.19 | 7.05 | 8.29 | ns |
| $\mathrm{t}_{\text {RSTFG }}$ | RESET Low to Empty/Full Flag Valid | 1.69 | 1.93 | 2.27 | ns |

Table 2-123 • A3P250 FIFO 4k×1 (continued)
Worst Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}, \mathrm{VCC}=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RSTAF }}$ | RESET Low to Almost Empty/Full Flag Valid | 6.13 | 6.98 | 8.20 | ns |
| $\mathrm{t}_{\text {RSTBQ }}$ | RESET Low to Data Out Low on DO (pass-through) | 0.92 | 1.05 | 1.23 | ns |
|  | RESET Low to Data Out Low on DO (pipelined) | 0.92 | 1.05 | 1.23 | ns |
| $\mathrm{t}_{\text {REMRSTB }}$ | RESET Removal | 0.29 | 0.33 | 0.38 | ns |
| $\mathrm{t}_{\text {RECRSTB }}$ | RESET Recovery | 1.50 | 1.71 | 2.01 | ns |
| $\mathrm{t}_{\text {MPWRSTB }}$ | RESET Minimum Pulse Width | 0.21 | 0.24 | 0.29 | ns |
| $\mathrm{t}_{\text {CYC }}$ | Clock Cycle Time | 3.23 | 3.68 | 4.32 | ns |
| $\mathrm{~F}_{\text {MAX }}$ | Maximum Frequency | 310 | 272 | 231 | MHz |

## Embedded FlashROM Characteristics



Figure 2-44• Timing Diagram

## Timing Characteristics

Table 2-124 •Embedded FlashROM Access Time

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SU }}$ | Address Setup Time | 0.53 | 0.61 | 0.71 | ns |
| $\mathrm{t}_{\text {HOLD }}$ | Address Hold Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {CK2Q }}$ | Clock to Out | 21.42 | 24.40 | 28.68 | ns |
| $\mathrm{~F}_{\text {MAX }}$ | Maximum Clock Frequency | 15 | 15 | 15 | MHz |

## JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected; refer to the I/O timing characteristics in the "User I/O Characteristics" section on page 2-15 for more details.

## Timing Characteristics

Table 2-125 • JTAG 1532
Commercial-Case Conditions: $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$, Worst-Case VCC $=1.425 \mathrm{~V}$

| Parameter | Description | $\mathbf{- 2}$ | $\mathbf{- 1}$ | Std. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {DISU }}$ | Test Data Input Setup Time | 0.50 | 0.57 | 0.67 | ns |
| $\mathrm{t}_{\text {DIHD }}$ | Test Data Input Hold Time | 1.00 | 1.13 | 1.33 | ns |
| $\mathrm{t}_{\text {TMSSU }}$ | Test Mode Select Setup Time | 0.50 | 0.57 | 0.67 | ns |
| $\mathrm{t}_{\text {TMDHD }}$ | Test Mode Select Hold Time | 1.00 | 1.13 | 1.33 | ns |
| $\mathrm{t}_{\text {TCK2Q }}$ | Clock to Q (data out) | 6.00 | 6.80 | 8.00 | ns |
| $\mathrm{t}_{\text {RSTB2Q }}$ | Reset to Q (data out) | 20.00 | 22.67 | 26.67 | ns |
| $\mathrm{~F}_{\text {TCKMAX }}$ | TCK Maximum Frequency | 25.00 | 22.00 | 19.00 | MHz |
| $\mathrm{t}_{\text {TRSTREM }}$ | ResetB Removal Time | 0.00 | 0.00 | 0.00 | ns |
| $\mathrm{t}_{\text {TRSTREC }}$ | ResetB Recovery Time | 0.20 | 0.23 | 0.27 | ns |
| $\mathrm{t}_{\text {TRSTMPW }}$ | ResetB Minimum Pulse | TBD | TBD | TBD | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

## Power Matters."'

## 3 - Pin Descriptions

## Supply Pins

## GND

Ground
Ground supply voltage to the core, I/O outputs, and I/O logic.

## GNDQ <br> Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package and improves input signal integrity. GNDQ must always be connected to GND on the board.

## VCC Core Supply Voltage

Supply voltage to the FPGA core, nominally 1.5 V . VCC is required for powering the JTAG state machine in addition to VJTAG. Even when a device is in bypass mode in a JTAG chain of interconnected devices, both VCC and VJTAG must remain powered to allow JTAG signals to pass through the device.

## VCCIBx

I/O Supply Voltage
Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are up to eight I/O banks on low power flash devices plus a dedicated VJTAG bank. Each bank can have a separate VCCI connection. All I/Os in a bank will run off the same VCCIBx supply. VCCI can be 1.5 V , 1.8 V , 2.5 V , or 3.3 V , nominal voltage. In general, unused I/O banks should have their corresponding VCCIX pins tied to GND. If an output pad is terminated to ground through any resistor and if the corresponding VCCIX is left floating, then the leakage current to ground is $\sim 0 \mathrm{uA}$. However, if an output pad is terminated to ground through any resistor and the corresponding VCCIX grounded, then the leakage current to ground is $\sim 3 \mathrm{uA}$. For unused banks the aforementioned behavior is to be taken into account while deciding if it's better to float VCCIX of unused bank or tie it to GND.

## VMVx

I/O Supply Voltage (quiet)
Quiet supply voltage to the input buffers of each I/O bank. $x$ is the bank number. Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks. This minimizes the noise transfer within the package and improves input signal integrity. Each bank must have at least one VMV connection, and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be $1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V , nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and VCCI should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding VCCI pins of the same bank (i.e., VMV0 to VCCIB0, VMV1 to VCCIB1, etc.).

## VCCPLA/B/C/D/E/F PLL Supply Voltage

Supply voltage to analog PLL, nominally 1.5 V .
When the PLLs are not used, the Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground. Microsemi recommends tying VCCPLx to VCC and using proper filtering circuits to decouple VCC noise from the PLLs. Refer to the PLL Power Supply Decoupling section of the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the ProASIC3 FPGA Fabric User's Guide for a complete board solution for the PLL analog power supply and ground.
There is one VCCPLF pin on ProASIC3 devices.

## VCOMPLA/B/C/D/E/F PLL Ground

Ground to analog PLL power supplies. When the PLLs are not used, the Designer place-and-route tool automatically disables the unused PLLs to lower power consumption. The user should tie unused VCCPLx and VCOMPLx pins to ground.
There is one VCOMPLF pin on ProASIC3 devices.

## VJTAG JTAG Supply Voltage

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design.
If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.
It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

## VPUMP Programming Supply Voltage

ProASIC3 devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in Table 2-2 on page 2-2.
When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.
For proper programming, $0.01 \mu \mathrm{~F}$ and $0.33 \mu \mathrm{~F}$ capacitors (both rated at 16 V ) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.
Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

## User Pins

## I/O

## User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected

During programming, I/Os become tristated and weakly pulled up to $\mathrm{V}_{\mathrm{CCl}}$. With $\mathrm{V}_{\mathrm{CCI}}$, VMV , and $\mathrm{V}_{\mathrm{Cc}}$ supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.
Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed


## GL <br> Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.
See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter of the ProASIC3 FPGA Fabric User's Guide. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.
Refer to the I/O Structure section of the handbook for the device you are using for an explanation of the naming of global pins.

## FF Flash*Freeze Mode Activation Pin

Flash*Freeze is available on IGLOO, ProASIC3L, and RT ProASIC3 devices. It is not supported on ProASIC3/E devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active-low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze
mode is not used in the design, the FF pin is available as a regular I/O. For IGLOOe, ProASIC3EL, and RT ProASIC3 only, the FF pin can be configured as a Schmitt trigger input.
When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.
The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin should be treated as a sensitive asynchronous signal. When defining pin placement and board layout, simultaneously switching outputs (SSOs) and their effects on sensitive asynchronous pins must be considered.

Unused FF or I/O pins are tristated with weak pull-up. This default configuration applies to both Flash*Freeze mode and normal operation mode. No user intervention is required.

## JTAG Pins

Low power flash devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). VCC must also be powered for the JTAG state machine to operate, even if the device is in bypass mode; VJTAG alone is insufficient. Both VJTAG and VCC to the part must be supplied to allow JTAG signals to transition the device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility in supply selection and simplifies power supply and PCB design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND.

## TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/-down resistor. If JTAG is not used, Microsemi recommends tying off TCK to GND through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state.
Note that to operate at all VJTAG voltages, $500 \Omega$ to $1 \mathrm{k} \Omega$ will satisfy the requirements. Refer to Table 1 for more information.

Table 1• Recommended Tie-Off Values for the TCK and TRST Pins

| VJTAG | Tie-Off Resistance |
| :--- | :---: |
| 3.3 V | $200 \Omega-1 \mathrm{k} \Omega$ |
| 2.5 V | $200 \Omega-1 \mathrm{k} \Omega$ |
| 1.8 V | $500 \Omega-1 \mathrm{k} \Omega$ |
| 1.5 V | $500 \Omega-1 \mathrm{k} \Omega$ |

Notes:

1. Equivalent parallel resistance if more than one device is on the JTAG chain
2. The TCK pin can be pulled up/down.
3. The TRST pin is pulled down.

## TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

## TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

## TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

## TRST Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 1 and must satisfy the parallel resistance value requirement. The values in Table 1 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.
Note that to operate at all VJTAG voltages, $500 \Omega$ to $1 \mathrm{k} \Omega$ will satisfy the requirements.

## Special Function Pins

## NC <br> No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC

## Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

## Related Documents

## User's Guides

ProASIC FPGA Fabric User's Guide
http://www.microsemi.com/soc/documents/PA3_UG.pdf

## Packaging

The following documents provide packaging information and device selection for low power flash devices.

## Product Catalog

http://www.microsemi.com/soc/documents/ProdCat_PIB.pdf
Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

## Package Mechanical Drawings

http://www.microsemi.com/soc/documents/PckgMechDrwngs.pdf
This document contains the package mechanical drawings for all packages currently or previously supplied by Actel. Use the bookmarks to navigate to the package mechanical drawings.
Additional packaging materials are at http://www.microsemi.com/products/solutions/package/docs.aspx.

## 4 - Package Pin Assignments

QN48 - Bottom View


Note: The die attach paddle center of the package is tied to ground (GND).

## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

| QN48 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| 1 | IO82RSB1 |
| 2 | GEC0/IO73RSB1 |
| 3 | GEA0/IO72RSB1 |
| 4 | GEB0/IO71RSB1 |
| 5 | GND |
| 6 | VCCIB1 |
| 7 | IO68RSB1 |
| 8 | IO67RSB1 |
| 9 | IO66RSB1 |
| 10 | IO65RSB1 |
| 11 | IO64RSB1 |
| 12 | IO62RSB1 |
| 13 | IO61RSB1 |
| 14 | IO60RSB1 |
| 15 | IO57RSB1 |
| 16 | IO55RSB1 |
| 17 | IO53RSB1 |
| 18 | VCC |
| 19 | VCCIB1 |
| 20 | IO46RSB1 |
| 21 | IO42RSB1 |
| 22 | TCK |
| 23 | TDI |
| 24 | TMS |
| 25 | VPUMP |
| 26 | TDO |
| 27 | TRST |
| 28 | VJTAG |
| 29 | IO38RSB0 |
| 30 | GDB0/IO34RSB0 |
| 31 | GDA0/IO33RSB0 |
| 32 | GDC0/IO32RSB0 |
| 33 | VCCIB0 |
| 34 | GND |
| 35 | VCC |
| 36 | IO25RSB0 |


| QN48 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| 37 | IO24RSB0 |
| 38 | IO22RSB0 |
| 39 | IO20RSB0 |
| 40 | IO18RSB0 |
| 41 | IO16RSB0 |
| 42 | IO14RSB0 |
| 43 | IO10RSB0 |
| 44 | IO08RSB0 |
| 45 | IO06RSB0 |
| 46 | IO04RSB0 |
| 47 | IO02RSB0 |
| 48 | IO00RSB0 |

## QN68 - Bottom View



Note: The die attach paddle center of the package is tied to ground (GND).
Note
For more information on package drawings, see PD3068: Package Mechanical Drawings.

| QN68 |  |
| :---: | :---: |
| Pin Number | A3P015 Function |
| 1 | IO82RSB1 |
| 2 | IO80RSB1 |
| 3 | IO78RSB1 |
| 4 | IO76RSB1 |
| 5 | GEC0/IO73RSB1 |
| 6 | GEA0/IO72RSB1 |
| 7 | GEB0/IO71RSB1 |
| 8 | VCC |
| 9 | GND |
| 10 | VCCIB1 |
| 11 | IO68RSB1 |
| 12 | IO67RSB1 |
| 13 | IO66RSB1 |
| 14 | IO65RSB1 |
| 15 | IO64RSB1 |
| 16 | IO63RSB1 |
| 17 | IO62RSB1 |
| 18 | IO60RSB1 |
| 19 | IO58RSB1 |
| 20 | IO56RSB1 |
| 21 | IO54RSB1 |
| 22 | IO52RSB1 |
| 23 | IO51RSB1 |
| 24 | VCC |
| 25 | GND |
| 26 | VCCIB1 |
| 27 | IO50RSB1 |
| 28 | IO48RSB1 |
| 29 | IO46RSB1 |
| 30 | IO44RSB1 |
| 31 | IO42RSB1 |
| 32 | TCK |
| 33 | TDI |
| 34 | TMS |
| 35 | VPUMP |
| 36 | TDO |


| QN68 |  |
| :---: | :---: |
| Pin Number | A3P015 Function |
| 37 | TRST |
| 38 | VJTAG |
| 39 | IO40RSB0 |
| 40 | IO37RSB0 |
| 41 | GDB0/IO34RSB0 |
| 42 | GDA0/IO33RSB0 |
| 43 | GDC0/IO32RSB0 |
| 44 | VCCIB0 |
| 45 | GND |
| 46 | VCC |
| 47 | IO31RSB0 |
| 48 | IO29RSB0 |
| 49 | IO28RSB0 |
| 50 | IO27RSB0 |
| 51 | IO25RSB0 |
| 52 | IO24RSB0 |
| 53 | IO22RSB0 |
| 54 | IO21RSB0 |
| 55 | IO19RSB0 |
| 56 | IO17RSB0 |
| 57 | IO15RSB0 |
| 58 | IO14RSB0 |
| 59 | VCCIB0 |
| 60 | GND |
| 61 | VCC |
| 62 | IO12RSB0 |
| 63 | IO10RSB0 |
| 64 | IO08RSB0 |
| 65 | IO06RSB0 |
| 66 | IO04RSB0 |
| 67 | IO02RSB0 |
| 68 | IOO0RSB0 |


| QN68 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| 1 | IO82RSB1 |
| 2 | IO80RSB1 |
| 3 | IO78RSB1 |
| 4 | IO76RSB1 |
| 5 | GEC0/IO73RSB1 |
| 6 | GEA0/IO72RSB1 |
| 7 | GEB0/IO71RSB1 |
| 8 | VCC |
| 9 | GND |
| 10 | VCCIB1 |
| 11 | IO68RSB1 |
| 12 | IO67RSB1 |
| 13 | IO66RSB1 |
| 14 | IO65RSB1 |
| 15 | IO64RSB1 |
| 16 | IO63RSB1 |
| 17 | IO62RSB1 |
| 18 | IO60RSB1 |
| 19 | IO58RSB1 |
| 20 | IO56RSB1 |
| 21 | IO54RSB1 |
| 22 | IO52RSB1 |
| 23 | IO51RSB1 |
| 24 | VCC |
| 25 | GND |
| 26 | VCCIB1 |
| 27 | IO50RSB1 |
| 28 | IO48RSB1 |
| 29 | IO46RSB1 |
| 30 | IO44RSB1 |
| 31 | IO42RSB1 |
| 32 | TCK |
| 33 | TDI |
| 34 | TMS |
| 35 | VPUMP |
| 36 | TDO |


| QN68 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| 37 | TRST |
| 38 | VJTAG |
| 39 | IO40RSB0 |
| 40 | IO37RSB0 |
| 41 | GDB0/IO34RSB0 |
| 42 | GDA0/IO33RSB0 |
| 43 | GDC0/IO32RSB0 |
| 44 | VCCIB0 |
| 45 | GND |
| 46 | VCC |
| 47 | IO31RSB0 |
| 48 | IO29RSB0 |
| 49 | IO28RSB0 |
| 50 | IO27RSB0 |
| 51 | IO25RSB0 |
| 52 | IO24RSB0 |
| 53 | IO22RSB0 |
| 54 | IO21RSB0 |
| 55 | IO19RSB0 |
| 56 | IO17RSB0 |
| 57 | IO15RSB0 |
| 58 | IO14RSB0 |
| 59 | VCCIB0 |
| 60 | GND |
| 61 | VCC |
| 62 | IO12RSB0 |
| 63 | IO10RSB0 |
| 64 | IO08RSB0 |
| 65 | IO06RSB0 |
| 66 | IO04RSB0 |
| 67 | IO02RSB0 |
| 68 | IOO0RSB0 |

## QN132 - Bottom View



Notes:

1. The die attach paddle center of the package is tied to ground (GND).
2. Option corner pads come with this device and package combination. It is optional to tie them to ground or leave them floating.
3. The QN132 package is discontinued and is not available for ProASIC3 devices.
4. For more information on package drawings, see PD3068: Package Mechanical Drawings.

| QN132 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| A1 | IO01RSB1 |
| A2 | IO81RSB1 |
| A3 | NC |
| A4 | IO80RSB1 |
| A5 | GEC0/IO77RSB1 |
| A6 | NC |
| A7 | GEB0/IO75RSB1 |
| A8 | IO73RSB1 |
| A9 | NC |
| A10 | VCC |
| A11 | IO71RSB1 |
| A12 | IO68RSB1 |
| A13 | IO63RSB1 |
| A14 | IO60RSB1 |
| A15 | NC |
| A16 | IO59RSB1 |
| A17 | IO57RSB1 |
| A18 | VCC |
| A19 | IO54RSB1 |
| A20 | IO52RSB1 |
| A21 | IO49RSB1 |
| A22 | IO48RSB1 |
| A23 | IO47RSB1 |
| A24 | TDI |
| A25 | TRST |
| A26 | IO44RSB0 |
| A27 | NC |
| A28 | IO43RSB0 |
| A29 | IO42RSB0 |
| A30 | IO40RSB0 |
| A31 | IO39RSB0 |
| A32 | GDC0/IO36RSB0 |
| A33 | NC |
| A34 | VCC |
| A35 | IO34RSB0 |
| A36 | IO31RSB0 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| A37 | IO26RSB0 |
| A38 | IO23RSB0 |
| A39 | NC |
| A40 | IO22RSB0 |
| A41 | IO20RSB0 |
| A42 | IO18RSB0 |
| A43 | VCC |
| A44 | IO15RSB0 |
| A45 | IO12RSB0 |
| A46 | IO10RSB0 |
| A47 | IO09RSB0 |
| A48 | IO06RSB0 |
| B1 | IO02RSB1 |
| B2 | IO82RSB1 |
| B3 | GND |
| B4 | IO79RSB1 |
| B5 | NC |
| B6 | GND |
| B7 | IO74RSB1 |
| B8 | NC |
| B9 | GND |
| B10 | IO70RSB1 |
| B11 | IO67RSB1 |
| B12 | IO64RSB1 |
| B13 | IO61RSB1 |
| B14 | GND |
| B15 | IO58RSB1 |
| B16 | IO56RSB1 |
| B17 | GND |
| B18 | IO53RSB1 |
| B19 | IO50RSB1 |
| B20 | GND |
| B21 | IO46RSB1 |
| B22 | TMS |
| B23 | TDO |
| B24 | IO45RSB0 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| B25 | GND |
| B26 | NC |
| B27 | IO41RSB0 |
| B28 | GND |
| B29 | GDA0/IO37RSB0 |
| B30 | NC |
| B31 | GND |
| B32 | IO33RSB0 |
| B33 | IO30RSB0 |
| B34 | IO27RSB0 |
| B35 | IO24RSB0 |
| B36 | GND |
| B37 | IO21RSB0 |
| B38 | IO19RSB0 |
| B39 | GND |
| B40 | IO16RSB0 |
| B41 | IO13RSB0 |
| B42 | GND |
| B43 | IO08RSB0 |
| B44 | IO05RSB0 |
| C1 | IO03RSB1 |
| C2 | IO00RSB1 |
| C3 | NC |
| C4 | IO78RSB1 |
| C5 | GEA0/IO76RSB1 |
| C6 | NC |
| C7 | NC |
| C8 | VCCIB1 |
| C9 | IO69RSB1 |
| C10 | IO66RSB1 |
| C11 | IO65RSB1 |
| C12 | IO62RSB1 |
| C13 | NC |
| C14 | NC |
| C15 | IO55RSB1 |
| C16 | VCCIB1 |

## Microsemi

Package Pin Assignments

| QN132 |  |
| :---: | :---: |
| Pin Number | A3P030 Function |
| C17 | IO51RSB1 |
| C18 | NC |
| C19 | TCK |
| C20 | NC |
| C21 | VPUMP |
| C22 | VJTAG |
| C23 | NC |
| C24 | NC |
| C25 | NC |
| C26 | GDB0/IO38RSB0 |
| C27 | NC |
| C28 | VCCIB0 |
| C29 | IO32RSB0 |
| C30 | IO29RSB0 |
| C31 | IO28RSB0 |
| C32 | IO25RSB0 |
| C33 | NC |
| C34 | NC |
| C35 | VCCIB0 |
| C36 | IO17RSB0 |
| C37 | IO14RSB0 |
| C38 | IO11RSB0 |
| C39 | IO07RSB0 |
| C40 | IO04RSB0 |
| D1 | GND |
| D2 | GND |
| D3 | GND |
| D4 | GND |


| QN132 |  | QN132 |  | QN132 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P060 Function | Pin Number | A3P060 Function | Pin Number | A3P060 Function |
| A1 | GAB2/IO00RSB1 | A37 | GBB1/IO25RSB0 | B25 | GND |
| A2 | IO93RSB1 | A38 | GBC0/IO22RSB0 | B26 | NC |
| A3 | VCCIB1 | A39 | VCCIB0 | B27 | GCB2/IO45RSB0 |
| A4 | GFC1/IO89RSB1 | A40 | IO21RSB0 | B28 | GND |
| A5 | GFB0/IO86RSB1 | A41 | IO18RSB0 | B29 | GCB0/IO41RSB0 |
| A6 | VCCPLF | A42 | IO15RSB0 | B30 | GCC1/IO38RSB0 |
| A7 | GFA1/IO84RSB1 | A43 | IO14RSB0 | B31 | GND |
| A8 | GFC2/IO81RSB1 | A44 | IO11RSB0 | B32 | GBB2/IO30RSB0 |
| A9 | IO78RSB1 | A45 | GAB1/IO08RSB0 | B33 | VMV0 |
| A10 | VCC | A46 | NC | B34 | GBA0/IO26RSB0 |
| A11 | GEB1/IO75RSB1 | A47 | GAB0/IO07RSB0 | B35 | GBC1/IO23RSB0 |
| A12 | GEA0/IO72RSB1 | A48 | IO04RSB0 | B36 | GND |
| A13 | GEC2/IO69RSB1 | B1 | IO01RSB1 | B37 | IO20RSB0 |
| A14 | IO65RSB1 | B2 | GAC2/IO94RSB1 | B38 | IO17RSB0 |
| A15 | VCC | B3 | GND | B39 | GND |
| A16 | IO64RSB1 | B4 | GFC0/IO88RSB1 | B40 | IO12RSB0 |
| A17 | IO63RSB1 | B5 | VCOMPLF | B41 | GAC0/IO09RSB0 |
| A18 | IO62RSB1 | B6 | GND | B42 | GND |
| A19 | IO61RSB1 | B7 | GFB2/IO82RSB1 | B43 | GAA1/IO06RSB0 |
| A20 | IO58RSB1 | B8 | IO79RSB1 | B44 | GNDQ |
| A21 | GDB2/IO55RSB1 | B9 | GND | C1 | GAA2/IO02RSB1 |
| A22 | NC | B10 | GEB0/IO74RSB1 | C2 | IO95RSB1 |
| A23 | GDA2/IO54RSB1 | B11 | VMV1 | C3 | VCC |
| A24 | TDI | B12 | GEB2/IO70RSB1 | C4 | GFB1/IO87RSB1 |
| A25 | TRST | B13 | IO67RSB1 | C5 | GFA0/IO85RSB1 |
| A26 | GDC1/IO48RSB0 | B14 | GND | C6 | GFA2/IO83RSB1 |
| A27 | VCC | B15 | NC | C7 | IO80RSB1 |
| A28 | IO47RSB0 | B16 | NC | C8 | VCCIB1 |
| A29 | GCC2/IO46RSB0 | B17 | GND | C9 | GEA1/IO73RSB1 |
| A30 | GCA2/IO44RSB0 | B18 | IO59RSB1 | C10 | GNDQ |
| A31 | GCA0/IO43RSB0 | B19 | GDC2/IO56RSB1 | C11 | GEA2/IO71RSB1 |
| A32 | GCB1/IO40RSB0 | B20 | GND | C12 | IO68RSB1 |
| A33 | IO36RSB0 | B21 | GNDQ | C13 | VCCIB1 |
| A34 | VCC | B22 | TMS | C14 | NC |
| A35 | IO31RSB0 | B23 | TDO | C15 | NC |
| A36 | GBA2/IO28RSB0 | B24 | GDC0/IO49RSB0 | C16 | IO60RSB1 |

## Microsemi

Package Pin Assignments

| QN132 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| C17 | IO57RSB1 |
| C18 | NC |
| C19 | TCK |
| C20 | VMV1 |
| C21 | VPUMP |
| C22 | VJTAG |
| C23 | VCCIB0 |
| C24 | NC |
| C25 | NC |
| C26 | GCA1/IO42RSB0 |
| C27 | GCC0/IO39RSB0 |
| C28 | VCCIB0 |
| C29 | IO29RSB0 |
| C30 | GNDQ |
| C31 | GBA1/IO27RSB0 |
| C32 | GBB0/IO24RSB0 |
| C33 | VCC |
| C34 | IO19RSB0 |
| C35 | IO16RSB0 |
| C36 | IO13RSB0 |
| C37 | GAC1/IO10RSB0 |
| C38 | NC |
| C39 | GAA0/IO05RSB0 |
| C40 | VMV0 |
| D1 | GND |
| D2 | GND |
| D3 | GND |
| D4 | GND |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| A1 | GAB2/IO69RSB1 |
| A2 | IO130RSB1 |
| A3 | VCCIB1 |
| A4 | GFC1/IO126RSB1 |
| A5 | GFB0/IO123RSB1 |
| A6 | VCCPLF |
| A7 | GFA1/IO121RSB1 |
| A8 | GFC2/IO118RSB1 |
| A9 | IO115RSB1 |
| A10 | VCC |
| A11 | GEB1/IO110RSB1 |
| A12 | GEA0/IO107RSB1 |
| A13 | GEC2/IO104RSB1 |
| A14 | IO100RSB1 |
| A15 | VCC |
| A16 | IO99RSB1 |
| A17 | IO96RSB1 |
| A18 | IO94RSB1 |
| A19 | IO91RSB1 |
| A20 | IO85RSB1 |
| A21 | IO79RSB1 |
| A22 | VCC |
| A23 | GDB2/IO71RSB1 |
| A24 | TDI |
| A25 | TRST |
| A26 | GDC1/IO61RSB0 |
| A27 | VCC |
| A28 | IO60RSB0 |
| A29 | GCC2/IO59RSB0 |
| A30 | GCA2/IO57RSB0 |
| A31 | GCA0/IO56RSB0 |
| A32 | GCB1/IO53RSB0 |
| A33 | IO49RSB0 |
| A34 | VCC |
| A35 | IO44RSB0 |
| A36 | GBA2/IO41RSB0 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| A37 | GBB1/IO38RSB0 |
| A38 | GBC0/IO35RSB0 |
| A39 | VCCIB0 |
| A40 | IO28RSB0 |
| A41 | IO22RSB0 |
| A42 | IO18RSB0 |
| A43 | IO14RSB0 |
| A44 | IO11RSB0 |
| A45 | IO07RSB0 |
| A46 | VCC |
| A47 | GAC1/IO05RSB0 |
| A48 | GAB0/IO02RSB0 |
| B1 | IO68RSB1 |
| B2 | GAC2/IO131RSB1 |
| B3 | GND |
| B4 | GFC0/IO125RSB1 |
| B5 | VCOMPLF |
| B6 | GND |
| B7 | GFB2/IO119RSB1 |
| B8 | IO116RSB1 |
| B9 | GND |
| B10 | GEB0/IO109RSB1 |
| B11 | VMV1 |
| B12 | GEB2/IO105RSB1 |
| B13 | IO101RSB1 |
| B14 | GND |
| B15 | IO98RSB1 |
| B16 | IO95RSB1 |
| B17 | GND |
| B18 | IO87RSB1 |
| B19 | IO81RSB1 |
| B20 | GND |
| B21 | GNDQ |
| B22 | TMS |
| B23 | TDO |
| B24 | GDC0/IO62RSB0 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| B25 | GND |
| B26 | NC |
| B27 | GCB2/IO58RSB0 |
| B28 | GND |
| B29 | GCB0/IO54RSB0 |
| B30 | GCC1/IO51RSB0 |
| B31 | GND |
| B32 | GBB2/IO43RSB0 |
| B33 | VMV0 |
| B34 | GBA0/IO39RSB0 |
| B35 | GBC1/IO36RSB0 |
| B36 | GND |
| B37 | IO26RSB0 |
| B38 | IO21RSB0 |
| B39 | GND |
| B40 | IO13RSB0 |
| B41 | IO08RSB0 |
| B42 | GND |
| B43 | GAC0/IO04RSB0 |
| B44 | GNDQ |
| C1 | GAA2/IO67RSB1 |
| C2 | IO132RSB1 |
| C3 | VCC |
| C4 | GFB1/IO124RSB1 |
| C5 | GFA0/IO122RSB1 |
| C6 | GFA2/IO120RSB1 |
| C7 | IO117RSB1 |
| C8 | VCCIB1 |
| C9 | GEA1/IO108RSB1 |
| C10 | GNDQ |
| C11 | GEA2/IO106RSB1 |
| C12 | IO103RSB1 |
| C13 | VCCIB1 |
| C14 | IO97RSB1 |
| C15 | IO93RSB1 |
| C16 | IO89RSB1 |

## Microsemi

Package Pin Assignments

| QN132 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| C17 | IO83RSB1 |
| C18 | VCCIB1 |
| C19 | TCK |
| C20 | VMV1 |
| C21 | VPUMP |
| C22 | VJTAG |
| C23 | VCCIB0 |
| C24 | NC |
| C25 | NC |
| C26 | GCA1/IO55RSB0 |
| C27 | GCC0/IO52RSB0 |
| C28 | VCCIB0 |
| C29 | IO42RSB0 |
| C30 | GNDQ |
| C31 | GBA1/IO40RSB0 |
| C32 | GBB0/IO37RSB0 |
| C33 | VCC |
| C34 | IO24RSB0 |
| C35 | IO19RSB0 |
| C36 | IO16RSB0 |
| C37 | IO10RSB0 |
| C38 | VCCIB0 |
| C39 | GAB1/IO03RSB0 |
| C40 | VMV0 |
| D1 | GND |
| D2 | GND |
| D3 | GND |
| D4 | GND |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| A1 | GAB2/IO117UPB3 |
| A2 | IO117VPB3 |
| A3 | VCCIB3 |
| A4 | GFC1/IO110PDB3 |
| A5 | GFB0/IO109NPB3 |
| A6 | VCCPLF |
| A7 | GFA1/IO108PPB3 |
| A8 | GFC2/IO105PPB3 |
| A9 | IO103NDB3 |
| A10 | VCC |
| A11 | GEA1/IO98PPB3 |
| A12 | GEA0/IO98NPB3 |
| A13 | GEC2/IO95RSB2 |
| A14 | IO91RSB2 |
| A15 | VCC |
| A16 | IO90RSB2 |
| A17 | IO87RSB2 |
| A18 | IO85RSB2 |
| A19 | IO82RSB2 |
| A20 | IO76RSB2 |
| A21 | IO70RSB2 |
| A22 | VCC |
| A23 | GDB2/IO62RSB2 |
| A24 | TDI |
| A25 | TRST |
| A26 | GDC1/IO58UDB1 |
| A27 | Vcc |
| A28 | IO54NDB1 |
| A29 | IO52NDB1 |
| A30 | GCA2/IO51PPB1 |
| A31 | GCA0/IO50NPB1 |
| A32 | GCB1/IO49PDB1 |
| A33 | 1047NSB1 |
| A34 | VCC |
| A35 | IO41NPB1 |
| A36 | GBA2/IO41PPB1 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| A37 | GBB1/IO38RSB0 |
| A38 | GBC0/IO35RSB0 |
| A39 | VCCIB0 |
| A40 | IO28RSB0 |
| A41 | IO22RSB0 |
| A42 | IO18RSB0 |
| A43 | IO14RSB0 |
| A44 | IO11RSB0 |
| A45 | IO07RSB0 |
| A46 | VCC |
| A47 | GAC1/IO05RSB0 |
| A48 | GAB0/IO02RSB0 |
| B1 | IO118VDB3 |
| B2 | GAC2/IO116UDB3 |
| B3 | GND |
| B4 | GFC0/IO110NDB3 |
| B5 | VCOMPLF |
| B6 | GND |
| B7 | GFB2/IO106PSB3 |
| B8 | IO103PDB3 |
| B9 | GND |
| B10 | GEB0/IO99NDB3 |
| B11 | VMV3 |
| B12 | GEB2/IO96RSB2 |
| B13 | IO92RSB2 |
| B14 | GND |
| B15 | IO89RSB2 |
| B16 | IO86RSB2 |
| B17 | GND |
| B18 | IO78RSB2 |
| B19 | IO72RSB2 |
| B20 | GND |
| B21 | GNDQ |
| B22 | TMS |
| B23 | TDO |
| B24 | GDC0/IO58VDB1 |


| QN132 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| B25 | GND |
| B26 | IO54PDB1 |
| B27 | GCB2/IO52PDB1 |
| B28 | GND |
| B29 | GCB0/IO49NDB1 |
| B30 | GCC1/IO48PDB1 |
| B31 | GND |
| B32 | GBB2/IO42PDB1 |
| B33 | VMV1 |
| B34 | GBA0/IO39RSB0 |
| B35 | GBC1/IO36RSB0 |
| B36 | GND |
| B37 | IO26RSB0 |
| B38 | IO21RSB0 |
| B39 | GND |
| B40 | IO13RSB0 |
| B41 | IO08RSB0 |
| B42 | GND |
| B43 | GAC0/IO04RSB0 |
| B44 | GNDQ |
| C1 | GAA2/IO118UDB3 |
| C2 | IO116VDB3 |
| C3 | VCC |
| C4 | GFB1/IO109PPB3 |
| C5 | GFA0/IO108NPB3 |
| C6 | GFA2/IO107PSB3 |
| C7 | IO105NPB3 |
| C8 | VCCIB3 |
| C9 | GEB1/IO99PDB3 |
| C10 | GNDQ |
| C11 | GEA2/IO97RSB2 |
| C12 | IO94RSB2 |
| C13 | VCCIB2 |
| C14 | IO88RSB2 |
| C15 | IO84RSB2 |
| C16 | IO80RSB2 |

## Microsemi

Package Pin Assignments

| QN132 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| C17 | IO74RSB2 |
| C18 | VCCIB2 |
| C19 | TCK |
| C20 | VMV2 |
| C21 | VPUMP |
| C22 | VJTAG |
| C23 | VCCIB1 |
| C24 | IO53NSB1 |
| C25 | IO51NPB1 |
| C26 | GCA1/IO50PPB1 |
| C27 | GCC0/IO48NDB1 |
| C28 | VCCIB1 |
| C29 | IO42NDB1 |
| C30 | GNDQ |
| C31 | GBA1/IO40RSB0 |
| C32 | GBB0/IO37RSB0 |
| C33 | VCC |
| C34 | IO24RSB0 |
| C35 | IO19RSB0 |
| C36 | IO16RSB0 |
| C37 | IO10RSB0 |
| C38 | VCCIB0 |
| C39 | GAB1/IO03RSB0 |
| C40 | VMV0 |
| D1 | GND |
| D2 | GND |
| D3 | GND |
| D4 | GND |

ProASIC3 Flash Family FPGAs

## CS121 - Bottom View



Note: $\quad$ The die attach paddle center of the package is tied to ground (GND).

## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Microsemi.
Package Pin Assignments

| CS121 |  | CS121 |  | CS121 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P060 Function | Pin Number | A3P060 Function | Pin Number | A3P060 Function |
| A1 | GNDQ | D4 | IO10RSB0 | G7 | VCC |
| A2 | IO01RSB0 | D5 | IO11RSB0 | G8 | GDC0/IO46RSB0 |
| A3 | GAA1/IO03RSB0 | D6 | IO18RSB0 | G9 | GDA1/IO49RSB0 |
| A4 | GAC1/IO07RSB0 | D7 | IO32RSB0 | G10 | GDB0/IO48RSB0 |
| A5 | IO15RSB0 | D8 | IO31RSB0 | G11 | GCA0/IO40RSB0 |
| A6 | IO13RSB0 | D9 | GCA2/IO41RSB0 | H1 | IO75RSB1 |
| A7 | IO17RSB0 | D10 | IO30RSB0 | H2 | IO76RSB1 |
| A8 | GBB1/IO22RSB0 | D11 | IO33RSB0 | H3 | GFC2/IO78RSB1 |
| A9 | GBA1/IO24RSB0 | E1 | IO87RSB1 | H4 | GFA2/IO80RSB1 |
| A10 | GNDQ | E2 | GFC0/IO85RSB1 | H5 | IO77RSB1 |
| A11 | VMV0 | E3 | IO92RSB1 | H6 | GEC2/IO66RSB1 |
| B1 | GAA2/IO95RSB1 | E4 | IO94RSB1 | H7 | IO54RSB1 |
| B2 | IOO0RSB0 | E5 | VCC | H8 | GDC2/IO53RSB1 |
| B3 | GAA0/IO02RSB0 | E6 | VCCIB0 | H9 | VJTAG |
| B4 | GAC0/IO06RSB0 | E7 | GND | H10 | TRST |
| B5 | IO08RSB0 | E8 | GCC0/IO36RSB0 | H11 | IO44RSB0 |
| B6 | IO12RSB0 | E9 | IO34RSB0 | J1 | GEC1/IO74RSB1 |
| B7 | IO16RSB0 | E10 | GCB1/IO37RSB0 | J2 | GEC0/IO73RSB1 |
| B8 | GBC1/IO20RSB0 | E11 | GCC1/IO35RSB0 | J3 | GEB1/IO72RSB1 |
| B9 | GBB0/IO21RSB0 | F1 | VCOMPLF | J4 | GEA0/IO69RSB1 |
| B10 | GBB2/IO27RSB0 | F2 | GFB0/IO83RSB1 | J5 | GEB2/IO67RSB1 |
| B11 | GBA2/IO25RSB0 | F3 | GFA0/IO82RSB1 | J6 | IO62RSB1 |
| C1 | IO89RSB1 | F4 | GFC1/IO86RSB1 | J7 | GDA2/IO51RSB1 |
| C2 | GAC2/IO91RSB1 | F5 | VCCIB1 | J8 | GDB2/IO52RSB1 |
| C3 | GAB1/IO05RSB0 | F6 | VCC | J9 | TDI |
| C4 | GAB0/IO04RSB0 | F7 | VCCIB0 | J10 | TDO |
| C5 | IO09RSB0 | F8 | GCB2/IO42RSB0 | J11 | GDC1/IO45RSB0 |
| C6 | IO14RSB0 | F9 | GCC2/IO43RSB0 | K1 | GEB0/IO71RSB1 |
| C7 | GBA0/IO23RSB0 | F10 | GCB0/IO38RSB0 | K2 | GEA1/IO70RSB1 |
| C8 | GBC0/IO19RSB0 | F11 | GCA1/IO39RSB0 | K3 | GEA2/IO68RSB1 |
| C9 | IO26RSB0 | G1 | VCCPLF | K4 | IO64RSB1 |
| C10 | IO28RSB0 | G2 | GFB2/IO79RSB1 | K5 | IO60RSB1 |
| C11 | GBC2/IO29RSB0 | G3 | GFA1/IO81RSB1 | K6 | IO59RSB1 |
| D1 | IO88RSB1 | G4 | GFB1/IO84RSB1 | K7 | IO56RSB1 |
| D2 | IO90RSB1 | G5 | GND | K8 | TCK |
| D3 | GAB2/IO93RSB1 | G6 | VCCIB1 | K9 | TMS |


| CS121 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| K10 | VPUMP |
| K11 | GDB1/IO47RSB0 |
| L1 | VMV1 |
| L2 | GNDQ |
| L3 | IO65RSB1 |
| L4 | IO63RSB1 |
| L5 | IO61RSB1 |
| L6 | IO58RSB1 |
| L7 | IO57RSB1 |
| L8 | IO55RSB1 |
| L9 | GNDQ |
| L10 | GDA0/IO50RSB0 |
| L11 | VMV1 |

## VQ100 - Top View



## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

| VQ100 |  | VQ100 |  | VQ100 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P030 Function | Pin Number | A3P030 Function | Pin Number | A3P030 Function |
| 1 | GND | 37 | VCC | 73 | IO27RSB0 |
| 2 | IO82RSB1 | 38 | GND | 74 | IO26RSB0 |
| 3 | IO81RSB1 | 39 | VCCIB1 | 75 | IO25RSB0 |
| 4 | IO80RSB1 | 40 | IO49RSB1 | 76 | IO24RSB0 |
| 5 | IO79RSB1 | 41 | IO47RSB1 | 77 | IO23RSB0 |
| 6 | IO78RSB1 | 42 | IO46RSB1 | 78 | IO22RSB0 |
| 7 | IO77RSB1 | 43 | IO45RSB1 | 79 | IO21RSB0 |
| 8 | IO76RSB1 | 44 | IO44RSB1 | 80 | IO20RSB0 |
| 9 | GND | 45 | IO43RSB1 | 81 | IO19RSB0 |
| 10 | IO75RSB1 | 46 | IO42RSB1 | 82 | IO18RSB0 |
| 11 | IO74RSB1 | 47 | TCK | 83 | IO17RSB0 |
| 12 | GEC0/IO73RSB1 | 48 | TDI | 84 | IO16RSB0 |
| 13 | GEA0/IO72RSB1 | 49 | TMS | 85 | IO15RSB0 |
| 14 | GEB0/IO71RSB1 | 50 | NC | 86 | IO14RSB0 |
| 15 | IO70RSB1 | 51 | GND | 87 | VCCIB0 |
| 16 | IO69RSB1 | 52 | VPUMP | 88 | GND |
| 17 | VCC | 53 | NC | 89 | VCC |
| 18 | VCCIB1 | 54 | TDO | 90 | IO12RSB0 |
| 19 | IO68RSB1 | 55 | TRST | 91 | IO10RSB0 |
| 20 | IO67RSB1 | 56 | VJTAG | 92 | IO08RSB0 |
| 21 | IO66RSB1 | 57 | IO41RSB0 | 93 | IO07RSB0 |
| 22 | IO65RSB1 | 58 | IO40RSB0 | 94 | IO06RSB0 |
| 23 | IO64RSB1 | 59 | IO39RSB0 | 95 | IO05RSB0 |
| 24 | IO63RSB1 | 60 | IO38RSB0 | 96 | IO04RSB0 |
| 25 | IO62RSB1 | 61 | IO37RSB0 | 97 | IO03RSB0 |
| 26 | IO61RSB1 | 62 | IO36RSB0 | 98 | IO02RSB0 |
| 27 | IO60RSB1 | 63 | GDB0/IO34RSB0 | 99 | IO01RSB0 |
| 28 | IO59RSB1 | 64 | GDA0/IO33RSB0 | 100 | IO00RSB0 |
| 29 | IO58RSB1 | 65 | GDC0/IO32RSB0 |  |  |
| 30 | IO57RSB1 | 66 | VCCIB0 |  |  |
| 31 | IO56RSB1 | 67 | GND |  |  |
| 32 | IO55RSB1 | 68 | VCC |  |  |
| 33 | IO54RSB1 | 69 | IO31RSB0 |  |  |
| 34 | IO53RSB1 | 70 | IO30RSB0 |  |  |
| 35 | IO52RSB1 | 71 | IO29RSB0 |  |  |
| 36 | IO51RSB1 | 72 | IO28RSB0 |  |  |

Package Pin Assignments

| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 1 | GND |
| 2 | GAA2/IO51RSB1 |
| 3 | IO52RSB1 |
| 4 | GAB2/IO53RSB1 |
| 5 | IO95RSB1 |
| 6 | GAC2/IO94RSB1 |
| 7 | IO93RSB1 |
| 8 | IO92RSB1 |
| 9 | GND |
| 10 | GFB1/IO87RSB1 |
| 11 | GFB0/IO86RSB1 |
| 12 | VCOMPLF |
| 13 | GFA0/IO85RSB1 |
| 14 | VCCPLF |
| 15 | GFA1/IO84RSB1 |
| 16 | GFA2/IO83RSB1 |
| 17 | VCC |
| 18 | VCCIB1 |
| 19 | GEC1/IO77RSB1 |
| 20 | GEB1/IO75RSB1 |
| 21 | GEB0/IO74RSB1 |
| 22 | GEA1/IO73RSB1 |
| 23 | GEA0/IO72RSB1 |
| 24 | VMV1 |
| 25 | GNDQ |
| 26 | GEA2/IO71RSB1 |
| 27 | GEB2/IO70RSB1 |
| 28 | GEC2/IO69RSB1 |
| 29 | IO68RSB1 |
| 30 | IO67RSB1 |
| 31 | IO66RSB1 |
| 32 | IO65RSB1 |
| 33 | IO64RSB1 |
| 34 | IO63RSB1 |
| 35 | IO62RSB1 |
| 36 | IO61RSB1 |


| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 37 | VCC |
| 38 | GND |
| 39 | VCCIB1 |
| 40 | IO60RSB1 |
| 41 | IO59RSB1 |
| 42 | IO58RSB1 |
| 43 | IO57RSB1 |
| 44 | GDC2/IO56RSB1 |
| 45 | GDB2/IO55RSB1 |
| 46 | GDA2/IO54RSB1 |
| 47 | TCK |
| 48 | TDI |
| 49 | TMS |
| 50 | VMV1 |
| 51 | GND |
| 52 | VPUMP |
| 53 | NC |
| 54 | TDO |
| 55 | TRST |
| 56 | VJTAG |
| 57 | GDA1/IO49RSB0 |
| 58 | GDC0/IO46RSB0 |
| 59 | GDC1/IO45RSB0 |
| 60 | GCC2/IO43RSB0 |
| 61 | GCB2/IO42RSB0 |
| 62 | GCA0/IO40RSB0 |
| 63 | GCA1/IO39RSB0 |
| 64 | GCC0/IO36RSB0 |
| 65 | GCC1/IO35RSB0 |
| 66 | VCCIB0 |
| 67 | GND |
| 68 | VCC |
| 69 | IO31RSB0 |
| 70 | GBC2/IO29RSB0 |
| 71 | GBB2/IO27RSB0 |
| 72 | IO26RSB0 |


| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 73 | GBA2/IO25RSB0 |
| 74 | VMV0 |
| 75 | GNDQ |
| 76 | GBA1/IO24RSB0 |
| 77 | GBA0/IO23RSB0 |
| 78 | GBB1/IO22RSB0 |
| 79 | GBB0/IO21RSB0 |
| 80 | GBC1/IO20RSB0 |
| 81 | GBC0/IO19RSB0 |
| 82 | IO18RSB0 |
| 83 | IO17RSB0 |
| 84 | IO15RSB0 |
| 85 | IO13RSB0 |
| 86 | IO11RSB0 |
| 87 | VCCIB0 |
| 88 | GND |
| 89 | VCC |
| 90 | IO10RSB0 |
| 91 | IO09RSB0 |
| 92 | IO08RSB0 |
| 93 | GAC1/IO07RSB0 |
| 94 | GAC0/IO06RSB0 |
| 95 | GAB1/IO05RSB0 |
| 96 | GAB0/IO04RSB0 |
| 97 | GAA1/IO03RSB0 |
| 98 | GAA0/IO02RSB0 |
| 99 | IO01RSB0 |
| 100 | IO00RSB0 |


| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| 1 | GND |
| 2 | GAA2/IO67RSB1 |
| 3 | IO68RSB1 |
| 4 | GAB2/IO69RSB1 |
| 5 | IO132RSB1 |
| 6 | GAC2/IO131RSB1 |
| 7 | IO130RSB1 |
| 8 | IO129RSB1 |
| 9 | GND |
| 10 | GFB1/IO124RSB1 |
| 11 | GFB0/IO123RSB1 |
| 12 | VCOMPLF |
| 13 | GFA0/IO122RSB1 |
| 14 | VCCPLF |
| 15 | GFA1/IO121RSB1 |
| 16 | GFA2/IO120RSB1 |
| 17 | VCC |
| 18 | VCCIB1 |
| 19 | GEC0/IO111RSB1 |
| 20 | GEB1/IO110RSB1 |
| 21 | GEB0/IO109RSB1 |
| 22 | GEA1/IO108RSB1 |
| 23 | GEA0/IO107RSB1 |
| 24 | VMV1 |
| 25 | GNDQ |
| 26 | GEA2/IO106RSB1 |
| 27 | GEB2/IO105RSB1 |
| 28 | GEC2/IO104RSB1 |
| 29 | IO102RSB1 |
| 30 | IO100RSB1 |
| 31 | IO99RSB1 |
| 32 | IO97RSB1 |
| 33 | IO96RSB1 |
| 34 | IO95RSB1 |
| 35 | IO94RSB1 |
| 36 | IO93RSB1 |


| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| 37 | VCC |
| 38 | GND |
| 39 | VCCIB1 |
| 40 | IO87RSB1 |
| 41 | IO84RSB1 |
| 42 | IO81RSB1 |
| 43 | IO75RSB1 |
| 44 | GDC2/IO72RSB1 |
| 45 | GDB2/IO71RSB1 |
| 46 | GDA2/IO70RSB1 |
| 47 | TCK |
| 48 | TDI |
| 49 | TMS |
| 50 | VMV1 |
| 51 | GND |
| 52 | VPUMP |
| 53 | NC |
| 54 | TDO |
| 55 | TRST |
| 56 | VJTAG |
| 57 | GDA1/IO65RSB0 |
| 58 | GDC0/IO62RSB0 |
| 59 | GDC1/IO61RSB0 |
| 60 | GCC2/IO59RSB0 |
| 61 | GCB2/IO58RSB0 |
| 62 | GCA0/IO56RSB0 |
| 63 | GCA1/IO55RSB0 |
| 64 | GCC0/IO52RSB0 |
| 65 | GCC1/IO51RSB0 |
| 66 | VCCIB0 |
| 67 | GND |
| 68 | VCC |
| 69 | IO47RSB0 |
| 70 | GBC2/IO45RSB0 |
| 71 | GBB2/IO43RSB0 |
| 72 | IO42RSB0 |


| VQ100 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| 73 | GBA2/IO41RSB0 |
| 74 | VMV0 |
| 75 | GNDQ |
| 76 | GBA1/IO40RSB0 |
| 77 | GBA0/IO39RSB0 |
| 78 | GBB1/IO38RSB0 |
| 79 | GBB0/IO37RSB0 |
| 80 | GBC1/IO36RSB0 |
| 81 | GBC0/IO35RSB0 |
| 82 | IO32RSB0 |
| 83 | IO28RSB0 |
| 84 | IO25RSB0 |
| 85 | IO22RSB0 |
| 86 | IO19RSB0 |
| 87 | VCCIB0 |
| 88 | GND |
| 89 | VCC |
| 90 | IO15RSB0 |
| 91 | IO13RSB0 |
| 92 | IO11RSB0 |
| 93 | IO09RSB0 |
| 94 | IO07RSB0 |
| 95 | GAC1/IO05RSB0 |
| 96 | GAC0/IO04RSB0 |
| 97 | GAB1/IO03RSB0 |
| 98 | GAB0/IO02RSB0 |
| 99 | GAA1/IO01RSB0 |
| 100 | GAA0/IO00RSB0 |


| VQ100 |  | VQ100 |  | VQ100 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P250 Function | Pin Number | A3P250 Function | Pin Number | A3P250 Function |
| 1 | GND | 37 | VCC | 73 | GBA2/IO41PDB1 |
| 2 | GAA2/IO118UDB3 | 38 | GND | 74 | VMV1 |
| 3 | IO118VDB3 | 39 | VCCIB2 | 75 | GNDQ |
| 4 | GAB2/IO117UDB3 | 40 | IO77RSB2 | 76 | GBA1/IO40RSB0 |
| 5 | IO117VDB3 | 41 | IO74RSB2 | 77 | GBA0/IO39RSB0 |
| 6 | GAC2/IO116UDB3 | 42 | IO71RSB2 | 78 | GBB1/IO38RSB0 |
| 7 | IO116VDB3 | 43 | GDC2/IO63RSB2 | 79 | GBB0/IO37RSB0 |
| 8 | IO112PSB3 | 44 | GDB2/IO62RSB2 | 80 | GBC1/IO36RSB0 |
| 9 | GND | 45 | GDA2/IO61RSB2 | 81 | GBC0/IO35RSB0 |
| 10 | GFB1/IO109PDB3 | 46 | GNDQ | 82 | IO29RSB0 |
| 11 | GFB0/IO109NDB3 | 47 | TCK | 83 | IO27RSB0 |
| 12 | VCOMPLF | 48 | TDI | 84 | IO25RSB0 |
| 13 | GFA0/IO108NPB3 | 49 | TMS | 85 | IO23RSB0 |
| 14 | VCCPLF | 50 | VMV2 | 86 | IO21RSB0 |
| 15 | GFA1/IO108PPB3 | 51 | GND | 87 | VCCIB0 |
| 16 | GFA2/IO107PSB3 | 52 | VPUMP | 88 | GND |
| 17 | VCC | 53 | NC | 89 | VCC |
| 18 | VCCIB3 | 54 | TDO | 90 | IO15RSB0 |
| 19 | GFC2/IO105PSB3 | 55 | TRST | 91 | IO13RSB0 |
| 20 | GEC1/IO100PDB3 | 56 | VJTAG | 92 | IO11RSB0 |
| 21 | GEC0/IO100NDB3 | 57 | GDA1/IO60USB1 | 93 | GAC1/IO05RSB0 |
| 22 | GEA1/IO98PDB3 | 58 | GDC0/IO58VDB1 | 94 | GAC0/IO04RSB0 |
| 23 | GEA0/IO98NDB3 | 59 | GDC1/IO58UDB1 | 95 | GAB1/IO03RSB0 |
| 24 | VMV3 | 60 | IO52NDB1 | 96 | GAB0/IO02RSB0 |
| 25 | GNDQ | 61 | GCB2/IO52PDB1 | 97 | GAA1/IO01RSB0 |
| 26 | GEA2/IO97RSB2 | 62 | GCA1/IO50PDB1 | 98 | GAA0/IO00RSB0 |
| 27 | GEB2/IO96RSB2 | 63 | GCA0/IO50NDB1 | 99 | GNDQ |
| 28 | GEC2/IO95RSB2 | 64 | GCC0/IO48NDB1 | 100 | VMV0 |
| 29 | IO93RSB2 | 65 | GCC1/IO48PDB1 |  |  |
| 30 | IO92RSB2 | 66 | VCCIB1 |  |  |
| 31 | IO91RSB2 | 67 | GND |  |  |
| 32 | IO90RSB2 | 68 | VCC |  |  |
| 33 | IO88RSB2 | 69 | IO43NDB1 |  |  |
| 34 | IO86RSB2 | 70 | GBC2/IO43PDB1 |  |  |
| 35 | IO85RSB2 | 71 | GBB2/IO42PSB1 |  |  |
| 36 | IO84RSB2 | 72 | IO41NDB1 |  |  |

## TQ144 - Top View



## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Package Pin Assignments

| TQ144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 1 | GAA2/IO51RSB1 |
| 2 | IO52RSB1 |
| 3 | GAB2/IO53RSB1 |
| 4 | IO95RSB1 |
| 5 | GAC2/IO94RSB1 |
| 6 | IO93RSB1 |
| 7 | IO92RSB1 |
| 8 | IO91RSB1 |
| 9 | VCC |
| 10 | GND |
| 11 | VCCIB1 |
| 12 | IO90RSB1 |
| 13 | GFC1/IO89RSB1 |
| 14 | GFC0/IO88RSB1 |
| 15 | GFB1/IO87RSB1 |
| 16 | GFB0/IO86RSB1 |
| 17 | VCOMPLF |
| 18 | GFA0/IO85RSB1 |
| 19 | VCCPLF |
| 20 | GFA1/IO84RSB1 |
| 21 | GFA2/IO83RSB1 |
| 22 | GFB2/IO82RSB1 |
| 23 | GFC2/IO81RSB1 |
| 24 | IO80RSB1 |
| 25 | IO79RSB1 |
| 26 | IO78RSB1 |
| 27 | GND |
| 28 | VCCIB1 |
| 29 | GEC1/IO77RSB1 |
| 30 | GEC0/IO76RSB1 |
| 31 | GEB1/IO75RSB1 |
| 32 | GEB0/IO74RSB1 |
| 33 | GEA1/IO73RSB1 |
| 34 | GEA0/IO72RSB1 |
| 35 | VMV1 |
| 36 | GNDQ |


| TQ144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 37 | NC |
| 38 | GEA2/IO71RSB1 |
| 39 | GEB2/IO70RSB1 |
| 40 | GEC2/IO69RSB1 |
| 41 | IO68RSB1 |
| 42 | IO67RSB1 |
| 43 | IO66RSB1 |
| 44 | IO65RSB1 |
| 45 | VCC |
| 46 | GND |
| 47 | VCCIB1 |
| 48 | NC |
| 49 | IO64RSB1 |
| 50 | NC |
| 51 | IO63RSB1 |
| 52 | NC |
| 53 | IO62RSB1 |
| 54 | NC |
| 55 | IO61RSB1 |
| 56 | NC |
| 57 | NC |
| 58 | IO60RSB1 |
| 59 | IO59RSB1 |
| 60 | IO58RSB1 |
| 61 | IO57RSB1 |
| 62 | NC |
| 63 | GND |
| 64 | NC |
| 65 | GDC2/IO56RSB1 |
| 66 | GDB2/IO55RSB1 |
| 67 | GDA2/IO54RSB1 |
| 68 | GNDQ |
| 69 | TCK |
| 70 | TDI |
| 71 | TMS |
| 72 | VMV1 |


| TQ144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 73 | VPUMP |
| 74 | NC |
| 75 | TDO |
| 76 | TRST |
| 77 | VJTAG |
| 78 | GDA0/IO50RSB0 |
| 79 | GDB0/IO48RSB0 |
| 80 | GDB1/IO47RSB0 |
| 81 | VCCIB0 |
| 82 | GND |
| 83 | IO44RSB0 |
| 84 | GCC2/IO43RSB0 |
| 85 | GCB2/IO42RSB0 |
| 86 | GCA2/IO41RSB0 |
| 87 | GCA0/IO40RSB0 |
| 88 | GCA1/IO39RSB0 |
| 89 | GCB0/IO38RSB0 |
| 90 | GCB1/IO37RSB0 |
| 91 | GCC0/IO36RSB0 |
| 92 | GCC1/IO35RSB0 |
| 93 | IO34RSB0 |
| 94 | IO33RSB0 |
| 95 | NC |
| 96 | NC |
| 97 | NC |
| 98 | VCCIB0 |
| 99 | GND |
| 100 | VCC |
| 101 | IO30RSB0 |
| 102 | GBC2/IO29RSB0 |
| 103 | IO28RSB0 |
| 104 | GBB2/IO27RSB0 |
| 105 | IO26RSB0 |
| 106 | GBA2/IO25RSB0 |
| 107 | VMVO |
| 108 | GNDQ |


| TQ144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| 109 | NC |
| 110 | NC |
| 111 | GBA1/IO24RSB0 |
| 112 | GBA0/IO23RSB0 |
| 113 | GBB1/IO22RSB0 |
| 114 | GBB0/IO21RSB0 |
| 115 | GBC1/IO20RSB0 |
| 116 | GBC0/IO19RSB0 |
| 117 | VCCIB0 |
| 118 | GND |
| 119 | VCC |
| 120 | IO18RSB0 |
| 121 | IO17RSB0 |
| 122 | IO16RSB0 |
| 123 | IO15RSB0 |
| 124 | IO14RSB0 |
| 125 | IO13RSB0 |
| 126 | IO12RSB0 |
| 127 | IO11RSB0 |
| 128 | NC |
| 129 | IO10RSB0 |
| 130 | IO09RSB0 |
| 131 | IO08RSB0 |
| 132 | GAC1/IO07RSB0 |
| 133 | GAC0/IO06RSB0 |
| 134 | NC |
| 135 | GND |
| 136 | NC |
| 137 | GAB1/IO05RSB0 |
| 138 | GAB0/IO04RSB0 |
| 139 | GAA1/IO03RSB0 |
| 140 | GAA0/IO02RSB0 |
| 141 | IO01RSB0 |
| 142 | IO00RSB0 |
| 143 | GNDQ |
| 144 | VMV0 |


| TQ144 |  | TQ144 |  | TQ144 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P125 Function | Pin Number | A3P125 Function | Pin Number | A3P125 Function |
| 1 | GAA2/IO67RSB1 | 37 | NC | 73 | VPUMP |
| 2 | IO68RSB1 | 38 | GEA2/IO106RSB1 | 74 | NC |
| 3 | GAB2/IO69RSB1 | 39 | GEB2/IO105RSB1 | 75 | TDO |
| 4 | IO132RSB1 | 40 | GEC2/IO104RSB1 | 76 | TRST |
| 5 | GAC2/IO131RSB1 | 41 | IO103RSB1 | 77 | VJTAG |
| 6 | IO130RSB1 | 42 | IO102RSB1 | 78 | GDA0/IO66RSB0 |
| 7 | IO129RSB1 | 43 | IO101RSB1 | 79 | GDB0/IO64RSB0 |
| 8 | IO128RSB1 | 44 | IO100RSB1 | 80 | GDB1/IO63RSB0 |
| 9 | VCC | 45 | VCC | 81 | VCCIB0 |
| 10 | GND | 46 | GND | 82 | GND |
| 11 | VCCIB1 | 47 | VCCIB1 | 83 | IO60RSB0 |
| 12 | IO127RSB1 | 48 | IO99RSB1 | 84 | GCC2/IO59RSB0 |
| 13 | GFC1/IO126RSB1 | 49 | IO97RSB1 | 85 | GCB2/IO58RSB0 |
| 14 | GFC0/IO125RSB1 | 50 | IO95RSB1 | 86 | GCA2/IO57RSB0 |
| 15 | GFB1/IO124RSB1 | 51 | IO93RSB1 | 87 | GCA0/IO56RSB0 |
| 16 | GFB0/IO123RSB1 | 52 | IO92RSB1 | 88 | GCA1/IO55RSB0 |
| 17 | VCOMPLF | 53 | IO90RSB1 | 89 | GCB0/IO54RSB0 |
| 18 | GFA0/IO122RSB1 | 54 | IO88RSB1 | 90 | GCB1/IO53RSB0 |
| 19 | VCCPLF | 55 | IO86RSB1 | 91 | GCC0/IO52RSB0 |
| 20 | GFA1/IO121RSB1 | 56 | IO84RSB1 | 92 | GCC1/IO51RSB0 |
| 21 | GFA2/IO120RSB1 | 57 | IO83RSB1 | 93 | IO50RSB0 |
| 22 | GFB2/IO119RSB1 | 58 | IO82RSB1 | 94 | IO49RSB0 |
| 23 | GFC2/IO118RSB1 | 59 | IO81RSB1 | 95 | NC |
| 24 | IO117RSB1 | 60 | IO80RSB1 | 96 | NC |
| 25 | IO116RSB1 | 61 | IO79RSB1 | 97 | NC |
| 26 | IO115RSB1 | 62 | VCC | 98 | VCCIB0 |
| 27 | GND | 63 | GND | 99 | GND |
| 28 | VCCIB1 | 64 | VCCIB1 | 100 | VCC |
| 29 | GEC1/IO112RSB1 | 65 | GDC2/IO72RSB1 | 101 | IO47RSB0 |
| 30 | GEC0/IO111RSB1 | 66 | GDB2/IO71RSB1 | 102 | GBC2/IO45RSB0 |
| 31 | GEB1/IO110RSB1 | 67 | GDA2/IO70RSB1 | 103 | IO44RSB0 |
| 32 | GEB0/IO109RSB1 | 68 | GNDQ | 104 | GBB2/IO43RSB0 |
| 33 | GEA1/IO108RSB1 | 69 | TCK | 105 | IO42RSB0 |
| 34 | GEA0/IO107RSB1 | 70 | TDI | 106 | GBA2/IO41RSB0 |
| 35 | VMV1 | 71 | TMS | 107 | VMV0 |
| 36 | GNDQ | 72 | VMV1 | 108 | GNDQ |


| TQ144 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| 109 | GBA1/IO40RSB0 |
| 110 | GBA0/IO39RSB0 |
| 111 | GBB1/IO38RSB0 |
| 112 | GBB0/IO37RSB0 |
| 113 | GBC1/IO36RSB0 |
| 114 | GBC0/IO35RSB0 |
| 115 | IO34RSB0 |
| 116 | IO33RSB0 |
| 117 | VCCIB0 |
| 118 | GND |
| 119 | VCC |
| 120 | IO29RSB0 |
| 121 | IO28RSB0 |
| 122 | IO27RSB0 |
| 123 | IO25RSB0 |
| 124 | IO23RSB0 |
| 125 | IO21RSB0 |
| 126 | IO19RSB0 |
| 127 | IO17RSB0 |
| 128 | IO16RSB0 |
| 129 | IO14RSB0 |
| 130 | IO12RSB0 |
| 131 | IO10RSB0 |
| 132 | IO08RSB0 |
| 133 | IO06RSB0 |
| 134 | VCCIB0 |
| 135 | GND |
| 136 | VCC |
| 137 | GAC1/IO05RSB0 |
| 138 | GAC0/IO04RSB0 |
| 139 | GAB1/IO03RSB0 |
| 140 | GAB0/IO02RSB0 |
| 141 | GAA1/IO01RSB0 |
| 142 | GAA0/IO00RSB0 |
| 143 | GNDQ |
| 144 | VMV0 |

Package Pin Assignments

## PQ208 - Top View



## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

| PQ208 |  | PQ208 |  | PQ208 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P125 Function | Pin Number | A3P125 Function | Pin Number | A3P125 Function |
| 1 | GND | 37 | IO116RSB1 | 73 | IO92RSB1 |
| 2 | GAA2/IO67RSB1 | 38 | IO115RSB1 | 74 | IO91RSB1 |
| 3 | IO68RSB1 | 39 | NC | 75 | IO90RSB1 |
| 4 | GAB2/IO69RSB1 | 40 | VCCIB1 | 76 | IO89RSB1 |
| 5 | IO132RSB1 | 41 | GND | 77 | IO88RSB1 |
| 6 | GAC2/IO131RSB1 | 42 | IO114RSB1 | 78 | IO87RSB1 |
| 7 | NC | 43 | IO113RSB1 | 79 | IO86RSB1 |
| 8 | NC | 44 | GEC1/IO112RSB1 | 80 | IO85RSB1 |
| 9 | IO130RSB1 | 45 | GEC0/IO111RSB1 | 81 | GND |
| 10 | IO129RSB1 | 46 | GEB1/IO110RSB1 | 82 | IO84RSB1 |
| 11 | NC | 47 | GEB0/IO109RSB1 | 83 | IO83RSB1 |
| 12 | IO128RSB1 | 48 | GEA1/IO108RSB1 | 84 | IO82RSB1 |
| 13 | NC | 49 | GEA0/IO107RSB1 | 85 | IO81RSB1 |
| 14 | NC | 50 | VMV1 | 86 | IO80RSB1 |
| 15 | NC | 51 | GNDQ | 87 | IO79RSB1 |
| 16 | VCC | 52 | GND | 88 | VCC |
| 17 | GND | 53 | NC | 89 | VCCIB1 |
| 18 | VCCIB1 | 54 | NC | 90 | IO78RSB1 |
| 19 | IO127RSB1 | 55 | GEA2/IO106RSB1 | 91 | IO77RSB1 |
| 20 | NC | 56 | GEB2/IO105RSB1 | 92 | IO76RSB1 |
| 21 | GFC1/IO126RSB1 | 57 | GEC2/IO104RSB1 | 93 | IO75RSB1 |
| 22 | GFC0/IO125RSB1 | 58 | IO103RSB1 | 94 | IO74RSB1 |
| 23 | GFB1/IO124RSB1 | 59 | IO102RSB1 | 95 | IO73RSB1 |
| 24 | GFB0/IO123RSB1 | 60 | IO101RSB1 | 96 | GDC2/IO72RSB1 |
| 25 | VCOMPLF | 61 | IO100RSB1 | 97 | GND |
| 26 | GFA0/IO122RSB1 | 62 | VCCIB1 | 98 | GDB2/IO71RSB1 |
| 27 | VCCPLF | 63 | IO99RSB1 | 99 | GDA2/IO70RSB1 |
| 28 | GFA1/IO121RSB1 | 64 | IO98RSB1 | 100 | GNDQ |
| 29 | GND | 65 | GND | 101 | TCK |
| 30 | GFA2/IO120RSB1 | 66 | IO97RSB1 | 102 | TDI |
| 31 | NC | 67 | IO96RSB1 | 103 | TMS |
| 32 | GFB2/IO119RSB1 | 68 | IO95RSB1 | 104 | VMV1 |
| 33 | NC | 69 | IO94RSB1 | 105 | GND |
| 34 | GFC2/IO118RSB1 | 70 | IO93RSB1 | 106 | VPUMP |
| 35 | IO117RSB1 | 71 | VCC | 107 | NC |
| 36 | NC | 72 | VCCIB1 | 108 | TDO |

Package Pin Assignments

| PQ208 |  | PQ208 |  | PQ208 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P125 Function | Pin Number | A3P125 Function | Pin Number | A3P125 Function |
| 109 | TRST | 145 | IO46RSB0 | 181 | IO21RSB0 |
| 110 | VJTAG | 146 | NC | 182 | IO20RSB0 |
| 111 | GDA0/IO66RSB0 | 147 | NC | 183 | IO19RSB0 |
| 112 | GDA1/IO65RSB0 | 148 | NC | 184 | IO18RSB0 |
| 113 | GDB0/IO64RSB0 | 149 | GBC2/IO45RSB0 | 185 | IO17RSB0 |
| 114 | GDB1/IO63RSB0 | 150 | IO44RSB0 | 186 | VCCIB0 |
| 115 | GDC0/IO62RSB0 | 151 | GBB2/IO43RSB0 | 187 | VCC |
| 116 | GDC1/IO61RSB0 | 152 | IO42RSB0 | 188 | IO16RSB0 |
| 117 | NC | 153 | GBA2/IO41RSB0 | 189 | IO15RSB0 |
| 118 | NC | 154 | VMV0 | 190 | IO14RSB0 |
| 119 | NC | 155 | GNDQ | 191 | IO13RSB0 |
| 120 | NC | 156 | GND | 192 | IO12RSB0 |
| 121 | NC | 157 | NC | 193 | IO11RSB0 |
| 122 | GND | 158 | GBA1/IO40RSB0 | 194 | IO10RSB0 |
| 123 | VCCIB0 | 159 | GBA0/IO39RSB0 | 195 | GND |
| 124 | NC | 160 | GBB1/IO38RSB0 | 196 | IO09RSB0 |
| 125 | NC | 161 | GBB0/IO37RSB0 | 197 | IO08RSB0 |
| 126 | VCC | 162 | GND | 198 | IO07RSB0 |
| 127 | IO60RSB0 | 163 | GBC1/IO36RSB0 | 199 | IO06RSB0 |
| 128 | GCC2/IO59RSB0 | 164 | GBC0/IO35RSB0 | 200 | VCCIB0 |
| 129 | GCB2/IO58RSB0 | 165 | IO34RSB0 | 201 | GAC1/IO05RSB0 |
| 130 | GND | 166 | IO33RSB0 | 202 | GAC0/IO04RSB0 |
| 131 | GCA2/IO57RSB0 | 167 | IO32RSB0 | 203 | GAB1/IO03RSB0 |
| 132 | GCA0/IO56RSB0 | 168 | IO31RSB0 | 204 | GAB0/IO02RSB0 |
| 133 | GCA1/IO55RSB0 | 169 | IO30RSB0 | 205 | GAA1/IO01RSB0 |
| 134 | GCB0/IO54RSB0 | 170 | VCCIB0 | 206 | GAA0/IO00RSB0 |
| 135 | GCB1/IO53RSB0 | 171 | VCC | 207 | GNDQ |
| 136 | GCC0/IO52RSB0 | 172 | IO29RSB0 | 208 | VMV0 |
| 137 | GCC1/IO51RSB0 | 173 | IO28RSB0 |  |  |
| 138 | IO50RSB0 | 174 | IO27RSB0 |  |  |
| 139 | IO49RSB0 | 175 | IO26RSB0 |  |  |
| 140 | VCCIB0 | 176 | IO25RSB0 |  |  |
| 141 | GND | 177 | IO24RSB0 |  |  |
| 142 | VCC | 178 | GND |  |  |
| 143 | IO48RSB0 | 179 | IO23RSB0 |  |  |
| 144 | IO47RSB0 | 180 | IO22RSB0 |  |  |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| 1 | GND |
| 2 | GAA2/IO118UDB3 |
| 3 | IO118VDB3 |
| 4 | GAB2/IO117UDB3 |
| 5 | IO117VDB3 |
| 6 | GAC2/IO116UDB3 |
| 7 | IO116VDB3 |
| 8 | IO115UDB3 |
| 9 | IO115VDB3 |
| 10 | IO114UDB3 |
| 11 | IO114VDB3 |
| 12 | IO113PDB3 |
| 13 | IO113NDB3 |
| 14 | IO112PDB3 |
| 15 | IO112NDB3 |
| 16 | VCC |
| 17 | GND |
| 18 | VCCIB3 |
| 19 | IO111PDB3 |
| 20 | IO111NDB3 |
| 21 | GFC1/IO110PDB3 |
| 22 | GFC0/IO110NDB3 |
| 23 | GFB1/IO109PDB3 |
| 24 | GFB0/IO109NDB3 |
| 25 | VCOMPLF |
| 26 | GFA0/IO108NPB3 |
| 27 | VCCPLF |
| 28 | GFA1/IO108PPB3 |
| 29 | GND |
| 30 | GFA2/IO107PDB3 |
| 31 | IO107NDB3 |
| 32 | GFB2/IO106PDB3 |
| 33 | IO106NDB3 |
| 34 | GFC2/IO105PDB3 |
| 35 | IO105NDB3 |
| 36 | NC |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| 37 | IO104PDB3 |
| 38 | IO104NDB3 |
| 39 | IO103PSB3 |
| 40 | VCCIB3 |
| 41 | GND |
| 42 | IO101PDB3 |
| 43 | IO101NDB3 |
| 44 | GEC1/IO100PDB3 |
| 45 | GEC0/IO100NDB3 |
| 46 | GEB1/IO99PDB3 |
| 47 | GEB0/IO99NDB3 |
| 48 | GEA1/IO98PDB3 |
| 49 | GEA0/IO98NDB3 |
| 50 | VMV3 |
| 51 | GNDQ |
| 52 | GND |
| 53 | NC |
| 54 | NC |
| 55 | GEA2/IO97RSB2 |
| 56 | GEB2/IO96RSB2 |
| 57 | GEC2/IO95RSB2 |
| 58 | IO94RSB2 |
| 59 | IO93RSB2 |
| 60 | IO92RSB2 |
| 61 | IO91RSB2 |
| 62 | VCCIB2 |
| 63 | IO90RSB2 |
| 64 | IO89RSB2 |
| 65 | GND |
| 66 | IO88RSB2 |
| 67 | IO87RSB2 |
| 68 | IO86RSB2 |
| 69 | IO85RSB2 |
| 70 | IO84RSB2 |
| 71 | VCC |
| 72 | VCCIB2 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| 73 | IO83RSB2 |
| 74 | IO82RSB2 |
| 75 | IO81RSB2 |
| 76 | IO80RSB2 |
| 77 | IO79RSB2 |
| 78 | IO78RSB2 |
| 79 | IO77RSB2 |
| 80 | IO76RSB2 |
| 81 | GND |
| 82 | IO75RSB2 |
| 83 | IO74RSB2 |
| 84 | IO73RSB2 |
| 85 | IO72RSB2 |
| 86 | IO71RSB2 |
| 87 | IO70RSB2 |
| 88 | VCC |
| 89 | VCCIB2 |
| 90 | IO69RSB2 |
| 91 | IO68RSB2 |
| 92 | IO67RSB2 |
| 93 | IO66RSB2 |
| 94 | IO65RSB2 |
| 95 | IO64RSB2 |
| 96 | GDC2/IO63RSB2 |
| 97 | GND |
| 98 | GDB2/IO62RSB2 |
| 99 | GDA2/IO61RSB2 |
| 100 | GNDQ |
| 101 | TCK |
| 102 | TDI |
| 103 | TMS |
| 104 | VMV2 |
| 105 | GND |
| 106 | VPUMP |
| 107 | NC |
| 108 | TDO |


| PQ208 |  | PQ208 |  | PQ208 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P250 Function | Pin Number | A3P250 Function | Pin Number | A3P250 Function |
| 109 | TRST | 145 | IO45PDB1 | 181 | IO21RSB0 |
| 110 | VJTAG | 146 | $1044 \mathrm{NDB1}$ | 182 | IO20RSB0 |
| 111 | GDA0/IO60VDB1 | 147 | IO44PDB1 | 183 | IO19RSB0 |
| 112 | GDA1/IO60UDB1 | 148 | 1043 NDB1 | 184 | IO18RSB0 |
| 113 | GDB0/IO59VDB1 | 149 | GBC2/IO43PDB1 | 185 | IO17RSB0 |
| 114 | GDB1/IO59UDB1 | 150 | IO42NDB1 | 186 | VCCIB0 |
| 115 | GDC0/IO58VDB1 | 151 | GBB2/IO42PDB1 | 187 | VCC |
| 116 | GDC1/IO58UDB1 | 152 | IO41NDB1 | 188 | IO16RSB0 |
| 117 | IO57VDB1 | 153 | GBA2/IO41PDB1 | 189 | IO15RSB0 |
| 118 | IO57UDB1 | 154 | VMV1 | 190 | IO14RSB0 |
| 119 | IO56NDB1 | 155 | GNDQ | 191 | IO13RSB0 |
| 120 | IO56PDB1 | 156 | GND | 192 | IO12RSB0 |
| 121 | IO55RSB1 | 157 | NC | 193 | IO11RSB0 |
| 122 | GND | 158 | GBA1/IO40RSB0 | 194 | IO10RSB0 |
| 123 | VCCIB1 | 159 | GBA0/IO39RSB0 | 195 | GND |
| 124 | NC | 160 | GBB1/IO38RSB0 | 196 | IO09RSB0 |
| 125 | NC | 161 | GBB0/IO37RSB0 | 197 | IO08RSB0 |
| 126 | VCC | 162 | GND | 198 | IO07RSB0 |
| 127 | IO53NDB1 | 163 | GBC1/IO36RSB0 | 199 | IO06RSB0 |
| 128 | GCC2/IO53PDB1 | 164 | GBC0/IO35RSB0 | 200 | VCCIB0 |
| 129 | GCB2/IO52PSB1 | 165 | IO34RSB0 | 201 | GAC1/IO05RSB0 |
| 130 | GND | 166 | IO33RSB0 | 202 | GAC0/IO04RSB0 |
| 131 | GCA2/IO51PSB1 | 167 | IO32RSB0 | 203 | GAB1/IO03RSB0 |
| 132 | GCA1/IO50PDB1 | 168 | IO31RSB0 | 204 | GAB0/IO02RSB0 |
| 133 | GCA0/IO50NDB1 | 169 | IO30RSB0 | 205 | GAA1/IO01RSB0 |
| 134 | GCB0/IO49NDB1 | 170 | VCCIB0 | 206 | GAA0/IO00RSB0 |
| 135 | GCB1/IO49PDB1 | 171 | VCC | 207 | GNDQ |
| 136 | GCC0/IO48NDB1 | 172 | IO29RSB0 | 208 | Vmvo |
| 137 | GCC1/IO48PDB1 | 173 | IO28RSB0 |  |  |
| 138 | IO47NDB1 | 174 | IO27RSB0 |  |  |
| 139 | IO47PDB1 | 175 | IO26RSB0 |  |  |
| 140 | VCCIB1 | 176 | IO25RSB0 |  |  |
| 141 | GND | 177 | IO24RSB0 |  |  |
| 142 | VCC | 178 | GND |  |  |
| 143 | IO46RSB1 | 179 | IO23RSB0 |  |  |
| 144 | IO45NDB1 | 180 | IO22RSB0 |  |  |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 1 | GND |
| 2 | GAA2/IO155UDB3 |
| 3 | IO155VDB3 |
| 4 | GAB2/IO154UDB3 |
| 5 | IO154VDB3 |
| 6 | GAC2/IO153UDB3 |
| 7 | IO153VDB3 |
| 8 | IO152UDB3 |
| 9 | IO152VDB3 |
| 10 | IO151UDB3 |
| 11 | IO151VDB3 |
| 12 | IO150PDB3 |
| 13 | IO150NDB3 |
| 14 | IO149PDB3 |
| 15 | IO149NDB3 |
| 16 | VCC |
| 17 | GND |
| 18 | VCCIB3 |
| 19 | IO148PDB3 |
| 20 | IO148NDB3 |
| 21 | GFC1/IO147PDB3 |
| 22 | GFC0/IO147NDB3 |
| 23 | GFB1/IO146PDB3 |
| 24 | GFB0/IO146NDB3 |
| 25 | VCOMPLF |
| 26 | GFA0/IO145NPB3 |
| 27 | VCCPLF |
| 28 | GFA1/IO145PPB3 |
| 29 | GND |
| 30 | GFA2/IO144PDB3 |
| 31 | IO144NDB3 |
| 32 | GFB2/IO143PDB3 |
| 33 | IO143NDB3 |
| 34 | GFC2/IO142PDB3 |
| 35 | IO142NDB3 |
| 36 | NC |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 37 | IO141PSB3 |
| 38 | IO140PDB3 |
| 39 | IO140NDB3 |
| 40 | VCCIB3 |
| 41 | GND |
| 42 | IO138PDB3 |
| 43 | IO138NDB3 |
| 44 | GEC1/IO137PDB3 |
| 45 | GEC0/IO137NDB3 |
| 46 | GEB1/IO136PDB3 |
| 47 | GEB0/IO136NDB3 |
| 48 | GEA1/IO135PDB3 |
| 49 | GEA0/IO135NDB3 |
| 50 | VMV3 |
| 51 | GNDQ |
| 52 | GND |
| 53 | VMV2 |
| 54 | NC |
| 55 | GEA2/IO134RSB2 |
| 56 | GEB2/IO133RSB2 |
| 57 | GEC2/IO132RSB2 |
| 58 | IO131RSB2 |
| 59 | IO130RSB2 |
| 60 | IO129RSB2 |
| 61 | IO128RSB2 |
| 62 | VCCIB2 |
| 63 | IO125RSB2 |
| 64 | IO123RSB2 |
| 65 | GND |
| 66 | IO121RSB2 |
| 67 | IO119RSB2 |
| 68 | IO117RSB2 |
| 69 | IO115RSB2 |
| 70 | IO113RSB2 |
| 71 | VCC |
| 72 | VCCIB2 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 73 | IO112RSB2 |
| 74 | IO111RSB2 |
| 75 | IO110RSB2 |
| 76 | IO109RSB2 |
| 77 | IO108RSB2 |
| 78 | IO107RSB2 |
| 79 | IO106RSB2 |
| 80 | IO104RSB2 |
| 81 | GND |
| 82 | IO102RSB2 |
| 83 | IO101RSB2 |
| 84 | IO100RSB2 |
| 85 | IO99RSB2 |
| 86 | IO98RSB2 |
| 87 | IO97RSB2 |
| 88 | VCC |
| 89 | VCCIB2 |
| 90 | IO94RSB2 |
| 91 | IO92RSB2 |
| 92 | IO90RSB2 |
| 93 | IO88RSB2 |
| 94 | IO86RSB2 |
| 95 | IO84RSB2 |
| 96 | GDC2/IO82RSB2 |
| 97 | GND |
| 98 | GDB2/IO81RSB2 |
| 99 | GDA2/IO80RSB2 |
| 100 | GNDQ |
| 101 | TCK |
| 102 | TDI |
| 103 | TMS |
| 104 | VMV2 |
| 105 | GND |
| 106 | VPUMP |
| 107 | NC |
| 108 | TDO |

Microsemi.
Package Pin Assignments

| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 109 | TRST |
| 110 | VJTAG |
| 111 | GDA0/IO79VDB1 |
| 112 | GDA1/IO79UDB1 |
| 113 | GDB0/IO78VDB1 |
| 114 | GDB1/IO78UDB1 |
| 115 | GDC0/IO77VDB1 |
| 116 | GDC1/IO77UDB1 |
| 117 | IO76VDB1 |
| 118 | IO76UDB1 |
| 119 | IO75NDB1 |
| 120 | IO75PDB1 |
| 121 | IO74RSB1 |
| 122 | GND |
| 123 | VCCIB1 |
| 124 | NC |
| 125 | NC |
| 126 | VCC |
| 127 | IO72NDB1 |
| 128 | GCC2/IO72PDB1 |
| 129 | GCB2/IO71PSB1 |
| 130 | GND |
| 131 | GCA2/IO70PSB1 |
| 132 | GCA1/IO69PDB1 |
| 133 | GCA0/IO69NDB1 |
| 134 | GCB0/IO68NDB1 |
| 135 | GCB1/IO68PDB1 |
| 136 | GCC0/IO67NDB1 |
| 137 | GCC1/IO67PDB1 |
| 138 | IO66NDB1 |
| 139 | IO66PDB1 |
| 140 | VCCIB1 |
| 141 | GND |
| 142 | VCC |
| 143 | IO65RSB1 |
| 144 | IO64NDB1 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 145 | IO64PDB1 |
| 146 | IO63NDB1 |
| 147 | IO63PDB1 |
| 148 | IO62NDB1 |
| 149 | GBC2/IO62PDB1 |
| 150 | IO61NDB1 |
| 151 | GBB2/IO61PDB1 |
| 152 | IO60NDB1 |
| 153 | GBA2/IO60PDB1 |
| 154 | VMV1 |
| 155 | GNDQ |
| 156 | GND |
| 157 | VMV0 |
| 158 | GBA1/IO59RSB0 |
| 159 | GBA0/IO58RSB0 |
| 160 | GBB1/IO57RSB0 |
| 161 | GBB0/IO56RSB0 |
| 162 | GND |
| 163 | GBC1/IO55RSB0 |
| 164 | GBC0/IO54RSB0 |
| 165 | IO52RSB0 |
| 166 | IO49RSB0 |
| 167 | IO46RSB0 |
| 168 | IO43RSB0 |
| 169 | IO40RSB0 |
| 170 | VCCIB0 |
| 171 | VCC |
| 172 | IO36RSB0 |
| 173 | IO35RSB0 |
| 174 | IO34RSB0 |
| 175 | IO33RSB0 |
| 176 | IO32RSB0 |
| 177 | IO31RSB0 |
| 178 | GND |
| 179 | IO29RSB0 |
| 180 | IO28RSB0 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| 181 | IO27RSB0 |
| 182 | IO26RSB0 |
| 183 | IO25RSB0 |
| 184 | IO24RSB0 |
| 185 | IO23RSB0 |
| 186 | VCCIB0 |
| 187 | VCC |
| 188 | IO21RSB0 |
| 189 | IO20RSB0 |
| 190 | IO19RSB0 |
| 191 | IO18RSB0 |
| 192 | IO17RSB0 |
| 193 | IO16RSB0 |
| 194 | IO15RSB0 |
| 195 | GND |
| 196 | IO13RSB0 |
| 197 | IO11RSB0 |
| 198 | IO09RSB0 |
| 199 | IO07RSB0 |
| 200 | VCCIB0 |
| 201 | GAC1/IO05RSB0 |
| 202 | GAC0/IO04RSB0 |
| 203 | GAB1/IO03RSB0 |
| 204 | GAB0/IO02RSB0 |
| 205 | GAA1/IO01RSB0 |
| 206 | GAA0/IO00RSB0 |
| 207 | GNDQ |
| 208 | VMV0 |


| PQ208 |  | PQ208 |  | PQ208 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| 1 | GND | 37 | IO152PDB3 | 73 | IO120RSB2 |
| 2 | GAA2/IO174PDB3 | 38 | IO152NDB3 | 74 | IO119RSB2 |
| 3 | IO174NDB3 | 39 | IO150PSB3 | 75 | IO118RSB2 |
| 4 | GAB2/IO173PDB3 | 40 | VCCIB3 | 76 | IO117RSB2 |
| 5 | IO173NDB3 | 41 | GND | 77 | IO116RSB2 |
| 6 | GAC2/IO172PDB3 | 42 | IO147PDB3 | 78 | IO115RSB2 |
| 7 | IO172NDB3 | 43 | IO147NDB3 | 79 | IO114RSB2 |
| 8 | IO171PDB3 | 44 | GEC1/IO146PDB3 | 80 | IO112RSB2 |
| 9 | IO171NDB3 | 45 | GEC0/IO146NDB3 | 81 | GND |
| 10 | IO170PDB3 | 46 | GEB1/IO145PDB3 | 82 | IO111RSB2 |
| 11 | IO170NDB3 | 47 | GEB0/IO145NDB3 | 83 | IO110RSB2 |
| 12 | IO169PDB3 | 48 | GEA1/IO144PDB3 | 84 | IO109RSB2 |
| 13 | IO169NDB3 | 49 | GEA0/IO144NDB3 | 85 | IO108RSB2 |
| 14 | IO168PDB3 | 50 | VMV3 | 86 | IO107RSB2 |
| 15 | IO168NDB3 | 51 | GNDQ | 87 | IO106RSB2 |
| 16 | VCC | 52 | GND | 88 | VCC |
| 17 | GND | 53 | VMV2 | 89 | VCCIB2 |
| 18 | VCCIB3 | 54 | GEA2/IO143RSB2 | 90 | IO104RSB2 |
| 19 | IO166PDB3 | 55 | GEB2/IO142RSB2 | 91 | IO102RSB2 |
| 20 | IO166NDB3 | 56 | GEC2/IO141RSB2 | 92 | IO100RSB2 |
| 21 | GFC1/IO164PDB3 | 57 | IO140RSB2 | 93 | IO98RSB2 |
| 22 | GFC0/IO164NDB3 | 58 | IO139RSB2 | 94 | IO96RSB2 |
| 23 | GFB1/IO163PDB3 | 59 | IO138RSB2 | 95 | IO92RSB2 |
| 24 | GFB0/IO163NDB3 | 60 | IO137RSB2 | 96 | GDC2/IO91RSB2 |
| 25 | VCOMPLF | 61 | IO136RSB2 | 97 | GND |
| 26 | GFA0/IO162NPB3 | 62 | VCCIB2 | 98 | GDB2/IO90RSB2 |
| 27 | VCCPLF | 63 | IO135RSB2 | 99 | GDA2/IO89RSB2 |
| 28 | GFA1/IO162PPB3 | 64 | IO133RSB2 | 100 | GNDQ |
| 29 | GND | 65 | GND | 101 | TCK |
| 30 | GFA2/IO161PDB3 | 66 | IO131RSB2 | 102 | TDI |
| 31 | IO161NDB3 | 67 | IO129RSB2 | 103 | TMS |
| 32 | GFB2/IO160PDB3 | 68 | IO127RSB2 | 104 | VMV2 |
| 33 | IO160NDB3 | 69 | IO125RSB2 | 105 | GND |
| 34 | GFC2/IO159PDB3 | 70 | IO123RSB2 | 106 | VPUMP |
| 35 | IO159NDB3 | 71 | VCC | 107 | GNDQ |
| 36 | VCC | 72 | VCCIB2 | 108 | TDO |


| PQ208 |  | PQ208 |  | PQ208 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| 109 | TRST | 145 | IO64PDB1 | 181 | IO27RSB0 |
| 110 | VJTAG | 146 | IO63NDB1 | 182 | IO26RSB0 |
| 111 | GDA0/IO88NDB1 | 147 | IO63PDB1 | 183 | IO25RSB0 |
| 112 | GDA1/IO88PDB1 | 148 | IO62NDB1 | 184 | IO24RSB0 |
| 113 | GDB0/IO87NDB1 | 149 | GBC2/IO62PDB1 | 185 | IO23RSB0 |
| 114 | GDB1/IO87PDB1 | 150 | IO61NDB1 | 186 | VCCIB0 |
| 115 | GDC0/IO86NDB1 | 151 | GBB2/IO61PDB1 | 187 | VCC |
| 116 | GDC1/IO86PDB1 | 152 | IO60NDB1 | 188 | IO20RSB0 |
| 117 | IO84NDB1 | 153 | GBA2/IO60PDB1 | 189 | IO19RSB0 |
| 118 | IO84PDB1 | 154 | VMV1 | 190 | IO18RSB0 |
| 119 | IO82NDB1 | 155 | GNDQ | 191 | IO17RSB0 |
| 120 | IO82PDB1 | 156 | GND | 192 | IO16RSB0 |
| 121 | IO81PSB1 | 157 | VMV0 | 193 | IO14RSB0 |
| 122 | GND | 158 | GBA1/IO59RSB0 | 194 | IO12RSB0 |
| 123 | VCCIB1 | 159 | GBA0/IO58RSB0 | 195 | GND |
| 124 | IO77NDB1 | 160 | GBB1/IO57RSB0 | 196 | IO10RSB0 |
| 125 | IO77PDB1 | 161 | GBB0/IO56RSB0 | 197 | IO09RSB0 |
| 126 | NC | 162 | GND | 198 | IO08RSB0 |
| 127 | IO74NDB1 | 163 | GBC1/IO55RSB0 | 199 | IO07RSB0 |
| 128 | GCC2/IO74PDB1 | 164 | GBC0/IO54RSB0 | 200 | VCCIB0 |
| 129 | GCB2/IO73PSB1 | 165 | IO52RSB0 | 201 | GAC1/IO05RSB0 |
| 130 | GND | 166 | IO50RSB0 | 202 | GAC0/IO04RSB0 |
| 131 | GCA2/IO72PSB1 | 167 | IO48RSB0 | 203 | GAB1/IO03RSB0 |
| 132 | GCA1/IO71PDB1 | 168 | IO46RSB0 | 204 | GAB0/IO02RSB0 |
| 133 | GCA0/IO71NDB1 | 169 | IO44RSB0 | 205 | GAA1/IO01RSB0 |
| 134 | GCB0/IO70NDB1 | 170 | VCCIB0 | 206 | GAA0/IO00RSB0 |
| 135 | GCB1/IO70PDB1 | 171 | VCC | 207 | GNDQ |
| 136 | GCC0/IO69NDB1 | 172 | IO36RSB0 | 208 | VMVO |
| 137 | GCC1/IO69PDB1 | 173 | IO35RSB0 |  |  |
| 138 | IO67NDB1 | 174 | IO34RSB0 |  |  |
| 139 | IO67PDB1 | 175 | IO33RSB0 |  |  |
| 140 | VCCIB1 | 176 | IO32RSB0 |  |  |
| 141 | GND | 177 | IO31RSB0 |  |  |
| 142 | VCC | 178 | GND |  |  |
| 143 | IO65PSB1 | 179 | IO29RSB0 |  |  |
| 144 | IO64NDB1 | 180 | IO28RSB0 |  |  |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 1 | GND |
| 2 | GAA2/IO225PDB3 |
| 3 | IO225NDB3 |
| 4 | GAB2/IO224PDB3 |
| 5 | IO224NDB3 |
| 6 | GAC2/IO223PDB3 |
| 7 | IO223NDB3 |
| 8 | IO222PDB3 |
| 9 | IO222NDB3 |
| 10 | IO220PDB3 |
| 11 | IO220NDB3 |
| 12 | IO218PDB3 |
| 13 | IO218NDB3 |
| 14 | IO216PDB3 |
| 15 | IO216NDB3 |
| 16 | VCC |
| 17 | GND |
| 18 | VCCIB3 |
| 19 | IO212PDB3 |
| 20 | IO212NDB3 |
| 21 | GFC1/IO209PDB3 |
| 22 | GFC0/IO209NDB3 |
| 23 | GFB1/IO208PDB3 |
| 24 | GFB0/IO208NDB3 |
| 25 | VCOMPLF |
| 26 | GFA0/IO207NPB3 |
| 27 | VCCPLF |
| 28 | GFA1/IO207PPB3 |
| 29 | GND |
| 30 | GFA2/IO206PDB3 |
| 31 | IO206NDB3 |
| 32 | GFB2/IO205PDB3 |
| 33 | IO205NDB3 |
| 34 | GFC2/IO204PDB3 |
| 35 | IO204NDB3 |
| 36 | VCC |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 37 | IO199PDB3 |
| 38 | IO199NDB3 |
| 39 | IO197PSB3 |
| 40 | VCCIB3 |
| 41 | GND |
| 42 | IO191PDB3 |
| 43 | IO191NDB3 |
| 44 | GEC1/IO190PDB3 |
| 45 | GEC0/IO190NDB3 |
| 46 | GEB1/IO189PDB3 |
| 47 | GEB0/IO189NDB3 |
| 48 | GEA1/IO188PDB3 |
| 49 | GEA0/IO188NDB3 |
| 50 | VMV3 |
| 51 | GNDQ |
| 52 | GND |
| 53 | VMV2 |
| 54 | GEA2/IO187RSB2 |
| 55 | GEB2/IO186RSB2 |
| 56 | GEC2/IO185RSB2 |
| 57 | IO184RSB2 |
| 58 | IO183RSB2 |
| 59 | IO182RSB2 |
| 60 | IO181RSB2 |
| 61 | IO180RSB2 |
| 62 | VCCIB2 |
| 63 | IO178RSB2 |
| 64 | IO176RSB2 |
| 65 | GND |
| 66 | IO174RSB2 |
| 67 | IO172RSB2 |
| 68 | IO170RSB2 |
| 69 | IO168RSB2 |
| 70 | IO166RSB2 |
| 71 | VCC |
| 72 | VCCIB2 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 73 | IO162RSB2 |
| 74 | IO160RSB2 |
| 75 | IO158RSB2 |
| 76 | IO156RSB2 |
| 77 | IO154RSB2 |
| 78 | IO152RSB2 |
| 79 | IO150RSB2 |
| 80 | IO148RSB2 |
| 81 | GND |
| 82 | IO143RSB2 |
| 83 | IO141RSB2 |
| 84 | IO139RSB2 |
| 85 | IO137RSB2 |
| 86 | IO135RSB2 |
| 87 | IO133RSB2 |
| 88 | VCC |
| 89 | VCCIB2 |
| 90 | IO128RSB2 |
| 91 | IO126RSB2 |
| 92 | IO124RSB2 |
| 93 | IO122RSB2 |
| 94 | IO120RSB2 |
| 95 | IO118RSB2 |
| 96 | GDC2/IO116RSB2 |
| 97 | GND |
| 98 | GDB2/IO115RSB2 |
| 99 | GDA2/IO114RSB2 |
| 100 | GNDQ |
| 101 | TCK |
| 102 | TDI |
| 103 | TMS |
| 104 | VMV2 |
| 105 | GND |
| 106 | VPUMP |
| 107 | GNDQ |
| 108 | TDO |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 109 | TRST |
| 110 | VJTAG |
| 111 | GDA0/IO113NDB1 |
| 112 | GDA1/IO113PDB1 |
| 113 | GDB0/IO112NDB1 |
| 114 | GDB1/IO112PDB1 |
| 115 | GDC0/IO111NDB1 |
| 116 | GDC1/IO111PDB1 |
| 117 | IO109NDB1 |
| 118 | IO109PDB1 |
| 119 | IO106NDB1 |
| 120 | IO106PDB1 |
| 121 | IO104PSB1 |
| 122 | GND |
| 123 | VCCIB1 |
| 124 | IO99NDB1 |
| 125 | IO99PDB1 |
| 126 | NC |
| 127 | IO96NDB1 |
| 128 | GCC2/IO96PDB1 |
| 129 | GCB2/IO95PSB1 |
| 130 | GND |
| 131 | GCA2/IO94PSB1 |
| 132 | GCA1/IO93PDB1 |
| 133 | GCA0/IO93NDB1 |
| 134 | GCB0/IO92NDB1 |
| 135 | GCB1/IO92PDB1 |
| 136 | GCC0/IO91NDB1 |
| 137 | GCC1/IO91PDB1 |
| 138 | IO88NDB1 |
| 139 | IO88PDB1 |
| 140 | VCCIB1 |
| 141 | GND |
| 142 | VCC |
| 143 | IO86PSB1 |
| 144 | IO84NDB1 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 145 | IO84PDB1 |
| 146 | IO82NDB1 |
| 147 | IO82PDB1 |
| 148 | IO80NDB1 |
| 149 | GBC2/IO80PDB1 |
| 150 | IO79NDB1 |
| 151 | GBB2/IO79PDB1 |
| 152 | IO78NDB1 |
| 153 | GBA2/IO78PDB1 |
| 154 | VMV1 |
| 155 | GNDQ |
| 156 | GND |
| 157 | VMV0 |
| 158 | GBA1/IO77RSB0 |
| 159 | GBA0/IO76RSB0 |
| 160 | GBB1/IO75RSB0 |
| 161 | GBB0/IO74RSB0 |
| 162 | GND |
| 163 | GBC1/IO73RSB0 |
| 164 | GBC0/IO72RSB0 |
| 165 | IO70RSB0 |
| 166 | IO67RSB0 |
| 167 | IO63RSB0 |
| 168 | IO60RSB0 |
| 169 | IO57RSB0 |
| 170 | VCCIB0 |
| 171 | VCC |
| 172 | IO54RSB0 |
| 173 | IO51RSB0 |
| 174 | IO48RSB0 |
| 175 | IO45RSB0 |
| 176 | IO42RSB0 |
| 177 | IO40RSB0 |
| 178 | GND |
| 179 | IO38RSB0 |
| 180 | IO35RSB0 |


| PQ208 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| 181 | IO33RSB0 |
| 182 | IO31RSB0 |
| 183 | IO29RSB0 |
| 184 | IO27RSB0 |
| 185 | IO25RSB0 |
| 186 | VCCIB0 |
| 187 | VCC |
| 188 | IO22RSB0 |
| 189 | IO20RSB0 |
| 190 | IO18RSB0 |
| 191 | IO16RSB0 |
| 192 | IO15RSB0 |
| 193 | IO14RSB0 |
| 194 | IO13RSB0 |
| 195 | GND |
| 196 | IO12RSB0 |
| 197 | IO11RSB0 |
| 198 | IO10RSB0 |
| 199 | IO09RSB0 |
| 200 | VCCIB0 |
| 201 | GAC1/IO05RSB0 |
| 202 | GAC0/IO04RSB0 |
| 203 | GAB1/IO03RSB0 |
| 204 | GAB0/IO02RSB0 |
| 205 | GAA1/IO01RSB0 |
| 206 | GAA0/IO00RSB0 |
| 207 | GNDQ |
| 208 | VMV0 |

FG144 - Bottom View


## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Microsemi.
Package Pin Assignments

| FG144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| A1 | GNDQ |
| A2 | VMVO |
| A3 | GAB0/IO04RSB0 |
| A4 | GAB1/IO05RSB0 |
| A5 | IO08RSB0 |
| A6 | GND |
| A7 | IO11RSB0 |
| A8 | VCC |
| A9 | IO16RSB0 |
| A10 | GBA0/IO23RSB0 |
| A11 | GBA1/IO24RSB0 |
| A12 | GNDQ |
| B1 | GAB2/IO53RSB1 |
| B2 | GND |
| B3 | GAA0/IO02RSB0 |
| B4 | GAA1/IO03RSB0 |
| B5 | IOOORSB0 |
| B6 | IO10RSB0 |
| B7 | IO12RSB0 |
| B8 | IO14RSB0 |
| B9 | GBB0/IO21RSB0 |
| B10 | GBB1/IO22RSB0 |
| B11 | GND |
| B12 | VMV0 |
| C1 | IO95RSB1 |
| C2 | GFA2/IO83RSB1 |
| C3 | GAC2/IO94RSB1 |
| C4 | VCC |
| C5 | IO01RSB0 |
| C6 | IO09RSB0 |
| C7 | IO13RSB0 |
| C8 | IO15RSB0 |
| C9 | IO17RSB0 |
| C10 | GBA2/IO25RSB0 |
| C11 | IO26RSB0 |
| C12 | GBC2/IO29RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| D1 | IO91RSB1 |
| D2 | IO92RSB1 |
| D3 | IO93RSB1 |
| D4 | GAA2/IO51RSB1 |
| D5 | GAC0/IO06RSB0 |
| D6 | GAC1/IO07RSB0 |
| D7 | GBC0/IO19RSB0 |
| D8 | GBC1/IO20RSB0 |
| D9 | GBB2/IO27RSB0 |
| D10 | IO18RSB0 |
| D11 | IO28RSB0 |
| D12 | GCB1/IO37RSB0 |
| E1 | VCC |
| E2 | GFC0/IO88RSB1 |
| E3 | GFC1/IO89RSB1 |
| E4 | VCCIB1 |
| E5 | IO52RSB1 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO35RSB0 |
| E9 | VCCIB0 |
| E10 | VCC |
| E11 | GCA0/IO40RSB0 |
| E12 | IO30RSB0 |
| F1 | GFB0/IO86RSB1 |
| F2 | VCOMPLF |
| F3 | GFB1/IO87RSB1 |
| F4 | IO90RSB1 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO36RSB0 |
| F9 | GCB0/IO38RSB0 |
| F10 | GND |
| F11 | GCA1/IO39RSB0 |
| F12 | GCA2/IO41RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| G1 | GFA1/IO84RSB1 |
| G2 | GND |
| G3 | VCCPLF |
| G4 | GFA0/IO85RSB1 |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | GDC1/IO45RSB0 |
| G9 | IO32RSB0 |
| G10 | GCC2/IO43RSB0 |
| G11 | IO31RSB0 |
| G12 | GCB2/IO42RSB0 |
| H1 | VCC |
| H2 | GFB2/IO82RSB1 |
| H3 | GFC2/IO81RSB1 |
| H4 | GEC1/IO77RSB1 |
| H5 | VCC |
| H6 | IO34RSB0 |
| H7 | IO44RSB0 |
| H8 | GDB2/IO55RSB1 |
| H9 | GDC0/IO46RSB0 |
| H10 | VCCIB0 |
| H11 | IO33RSB0 |
| H12 | VCC |
| J1 | GEB1/IO75RSB1 |
| J2 | IO78RSB1 |
| J3 | VCCIB1 |
| J4 | GEC0/IO76RSB1 |
| J5 | IO79RSB1 |
| J6 | IO80RSB1 |
| J7 | VCC |
| J8 | TCK |
| J9 | GDA2/IO54RSB1 |
| J10 | TDO |
| J11 | GDA1/IO49RSB0 |
| J12 | GDB1/IO47RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P060 Function |
| K1 | GEB0/IO74RSB1 |
| K2 | GEA1/IO73RSB1 |
| K3 | GEA0/IO72RSB1 |
| K4 | GEA2/IO71RSB1 |
| K5 | IO65RSB1 |
| K6 | IO64RSB1 |
| K7 | GND |
| K8 | IO57RSB1 |
| K9 | GDC2/IO56RSB1 |
| K10 | GND |
| K11 | GDA0/IO50RSB0 |
| K12 | GDB0/IO48RSB0 |
| L1 | GND |
| L2 | VMV1 |
| L3 | GEB2/IO70RSB1 |
| L4 | IO67RSB1 |
| L5 | VCCIB1 |
| L6 | IO62RSB1 |
| L7 | IO59RSB1 |
| L8 | IO58RSB1 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV1 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO69RSB1 |
| M3 | IO68RSB1 |
| M4 | IO66RSB1 |
| M5 | IO63RSB1 |
| M6 | IO61RSB1 |
| M7 | IO60RSB1 |
| M8 | NC |
| M9 | TDI |
| M10 | VCCIB1 |
| M11 | VPUMP |
| M12 | GNDQ |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| A1 | GNDQ |
| A2 | VMV0 |
| A3 | GAB0/IO02RSB0 |
| A4 | GAB1/IO03RSB0 |
| A5 | IO11RSB0 |
| A6 | GND |
| A7 | IO18RSB0 |
| A8 | VCC |
| A9 | IO25RSB0 |
| A10 | GBA0/IO39RSB0 |
| A11 | GBA1/IO40RSB0 |
| A12 | GNDQ |
| B1 | GAB2/IO69RSB1 |
| B2 | GND |
| B3 | GAA0/IO00RSB0 |
| B4 | GAA1/IO01RSB0 |
| B5 | IO08RSB0 |
| B6 | IO14RSB0 |
| B7 | IO19RSB0 |
| B8 | IO22RSB0 |
| B9 | GBB0/IO37RSB0 |
| B10 | GBB1/IO38RSB0 |
| B11 | GND |
| B12 | VMV0 |
| C1 | IO132RSB1 |
| C2 | GFA2/IO120RSB1 |
| C3 | GAC2/IO131RSB1 |
| C4 | VCC |
| C5 | IO10RSB0 |
| C6 | IO12RSB0 |
| C7 | IO21RSB0 |
| C8 | IO24RSB0 |
| C9 | IO27RSB0 |
| C10 | GBA2/IO41RSB0 |
| C11 | IO42RSB0 |
| C12 | GBC2/IO45RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| D1 | IO128RSB1 |
| D2 | IO129RSB1 |
| D3 | IO130RSB1 |
| D4 | GAA2/IO67RSB1 |
| D5 | GAC0/IO04RSB0 |
| D6 | GAC1/IO05RSB0 |
| D7 | GBC0/IO35RSB0 |
| D8 | GBC1/IO36RSB0 |
| D9 | GBB2/IO43RSB0 |
| D10 | IO28RSB0 |
| D11 | IO44RSB0 |
| D12 | GCB1/IO53RSB0 |
| E1 | VCC |
| E2 | GFC0/IO125RSB1 |
| E3 | GFC1/IO126RSB1 |
| E4 | VCCIB1 |
| E5 | IO68RSB1 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO51RSB0 |
| E9 | VCCIB0 |
| E10 | VCC |
| E11 | GCA0/IO56RSB0 |
| E12 | IO46RSB0 |
| F1 | GFB0/IO123RSB1 |
| F2 | VCOMPLF |
| F3 | GFB1/IO124RSB1 |
| F4 | IO127RSB1 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO52RSB0 |
| F9 | GCB0/IO54RSB0 |
| F10 | GND |
| F11 | GCA1/IO55RSB0 |
| F12 | GCA2/IO57RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| G1 | GFA1/IO121RSB1 |
| G2 | GND |
| G3 | VCCPLF |
| G4 | GFA0/IO122RSB1 |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | GDC1/IO61RSB0 |
| G9 | IO48RSB0 |
| G10 | GCC2/IO59RSB0 |
| G11 | IO47RSB0 |
| G12 | GCB2/IO58RSB0 |
| H1 | VCC |
| H2 | GFB2/IO119RSB1 |
| H3 | GFC2/IO118RSB1 |
| H4 | GEC1/IO112RSB1 |
| H5 | VCC |
| H6 | IO50RSB0 |
| H7 | IO60RSB0 |
| H8 | GDB2/IO71RSB1 |
| H9 | GDC0/IO62RSB0 |
| H10 | VCCIB0 |
| H11 | IO49RSB0 |
| H12 | VCC |
| J1 | GEB1/IO110RSB1 |
| J2 | IO115RSB1 |
| J3 | VCCIB1 |
| J4 | GEC0/IO111RSB1 |
| J5 | IO116RSB1 |
| J6 | IO117RSB1 |
| J7 | VCC |
| J8 | TCK |
| J9 | GDA2/IO70RSB1 |
| J10 | TDO |
| J11 | GDA1/IO65RSB0 |
| J12 | GDB1/IO63RSB0 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P125 Function |
| K1 | GEB0/IO109RSB1 |
| K2 | GEA1/IO108RSB1 |
| K3 | GEA0/IO107RSB1 |
| K4 | GEA2/IO106RSB1 |
| K5 | IO100RSB1 |
| K6 | IO98RSB1 |
| K7 | GND |
| K8 | IO73RSB1 |
| K9 | GDC2/IO72RSB1 |
| K10 | GND |
| K11 | GDA0/IO66RSB0 |
| K12 | GDB0/IO64RSB0 |
| L1 | GND |
| L2 | VMV1 |
| L3 | GEB2/IO105RSB1 |
| L4 | IO102RSB1 |
| L5 | VCCIB1 |
| L6 | IO95RSB1 |
| L7 | IO85RSB1 |
| L8 | IO74RSB1 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV1 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO104RSB1 |
| M3 | IO103RSB1 |
| M4 | IO101RSB1 |
| M5 | IO97RSB1 |
| M6 | IO94RSB1 |
| M7 | IO86RSB1 |
| M8 | IO75RSB1 |
| M9 | TDI |
| M10 | VCCIB1 |
| M11 | VPUMP |
| M12 | GNDQ |

Microsemi.
Package Pin Assignments

| FG144 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| A1 | GNDQ |
| A2 | VMV0 |
| A3 | GAB0/IO02RSB0 |
| A4 | GAB1/IO03RSB0 |
| A5 | IO16RSB0 |
| A6 | GND |
| A7 | IO29RSB0 |
| A8 | VCC |
| A9 | IO33RSB0 |
| A10 | GBA0/IO39RSB0 |
| A11 | GBA1/IO40RSB0 |
| A12 | GNDQ |
| B1 | GAB2/IO117UDB3 |
| B2 | GND |
| B3 | GAA0/IO00RSB0 |
| B4 | GAA1/IO01RSB0 |
| B5 | IO14RSB0 |
| B6 | IO19RSB0 |
| B7 | IO22RSB0 |
| B8 | IO30RSB0 |
| B9 | GBB0/IO37RSB0 |
| B10 | GBB1/IO38RSB0 |
| B11 | GND |
| B12 | VMV1 |
| C1 | IO117VDB3 |
| C2 | GFA2/IO107PPB3 |
| C3 | GAC2/IO116UDB3 |
| C4 | VCC |
| C5 | IO12RSB0 |
| C6 | IO17RSB0 |
| C7 | IO24RSB0 |
| C8 | IO31RSB0 |
| C9 | IO34RSB0 |
| C10 | GBA2/IO41PDB1 |
| C11 | IO41NDB1 |
| C12 | GBC2/IO43PPB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| D1 | IO112NDB3 |
| D2 | IO112PDB3 |
| D3 | IO116VDB3 |
| D4 | GAA2/IO118UPB3 |
| D5 | GAC0/IO04RSB0 |
| D6 | GAC1/IO05RSB0 |
| D7 | GBC0/IO35RSB0 |
| D8 | GBC1/IO36RSB0 |
| D9 | GBB2/IO42PDB1 |
| D10 | IO42NDB1 |
| D11 | IO43NPB1 |
| D12 | GCB1/IO49PPB1 |
| E1 | VCC |
| E2 | GFC0/IO110NDB3 |
| E3 | GFC1/IO110PDB3 |
| E4 | VCCIB3 |
| E5 | IO118VPB3 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | GCC1/IO48PDB1 |
| E9 | VCCIB1 |
| E10 | VCC |
| E11 | GCA0/IO50NDB1 |
| E12 | IO51NDB1 |
| F1 | GFB0/IO109NPB3 |
| F2 | VCOMPLF |
| F3 | GFB1/IO109PPB3 |
| F4 | IO107NPB3 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | GCC0/IO48NDB1 |
| F9 | GCB0/IO49NPB1 |
| F10 | GND |
| F11 | GCA1/IO50PDB1 |
| F12 | GCA2/IO51PDB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| G1 | GFA1/IO108PPB3 |
| G2 | GND |
| G3 | VCCPLF |
| G4 | GFA0/IO108NPB3 |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | GDC1/IO58UPB1 |
| G9 | IO53NDB1 |
| G10 | GCC2/IO53PDB1 |
| G11 | IO52NDB1 |
| G12 | GCB2/IO52PDB1 |
| H1 | VCC |
| H2 | GFB2/IO106PDB3 |
| H3 | GFC2/IO105PSB3 |
| H4 | GEC1/IO100PDB3 |
| H5 | VCC |
| H6 | IO79RSB2 |
| H7 | IO65RSB2 |
| H8 | GDB2/IO62RSB2 |
| H9 | GDC0/IO58VPB1 |
| H10 | VCCIB1 |
| H11 | IO54PSB1 |
| H12 | VCC |
| J1 | GEB1/IO99PDB3 |
| J2 | IO106NDB3 |
| J3 | VCCIB3 |
| J4 | GEC0/IO100NDB3 |
| J5 | IO88RSB2 |
| J6 | IO81RSB2 |
| J7 | VCC |
| J8 | TCK |
| J9 | GDA2/IO61RSB2 |
| J10 | TDO |
| J11 | GDA1/IO60UDB1 |
| J12 | GDB1/IO59UDB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| K1 | GEB0/IO99NDB3 |
| K2 | GEA1/IO98PDB3 |
| K3 | GEA0/IO98NDB3 |
| K4 | GEA2/IO97RSB2 |
| K5 | IO90RSB2 |
| K6 | IO84RSB2 |
| K7 | GND |
| K8 | IO66RSB2 |
| K9 | GDC2/IO63RSB2 |
| K10 | GND |
| K11 | GDA0/IO60VDB1 |
| K12 | GDB0/IO59VDB1 |
| L1 | GND |
| L2 | VMV3 |
| L3 | GEB2/IO96RSB2 |
| L4 | IO91RSB2 |
| L5 | VCCIB2 |
| L6 | IO82RSB2 |
| L7 | IO80RSB2 |
| L8 | IO72RSB2 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV2 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO95RSB2 |
| M3 | IO92RSB2 |
| M4 | IO89RSB2 |
| M5 | IO87RSB2 |
| M6 | IO85RSB2 |
| M7 | IO78RSB2 |
| M8 | IO76RSB2 |
| M9 | TDI |
| M10 | VCCIB2 |
| M11 | VPUMP |
| M12 | GNDQ |


| FG144 |  | FG144 |  | FG144 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| A1 | GNDQ | D1 | IO149NDB3 | G1 | GFA1/IO145PPB3 |
| A2 | VMV0 | D2 | IO149PDB3 | G2 | GND |
| A3 | GAB0/IO02RSB0 | D3 | IO153VDB3 | G3 | VCCPLF |
| A4 | GAB1/IO03RSB0 | D4 | GAA2/IO155UPB3 | G4 | GFA0/IO145NPB3 |
| A5 | IO16RSB0 | D5 | GAC0/IO04RSB0 | G5 | GND |
| A6 | GND | D6 | GAC1/IO05RSB0 | G6 | GND |
| A7 | IO30RSB0 | D7 | GBC0/IO54RSB0 | G7 | GND |
| A8 | VCC | D8 | GBC1/IO55RSB0 | G8 | GDC1/IO77UPB1 |
| A9 | IO34RSB0 | D9 | GBB2/IO61PDB1 | G9 | IO72NDB1 |
| A10 | GBA0/IO58RSB0 | D10 | IO61NDB1 | G10 | GCC2/IO72PDB1 |
| A11 | GBA1/IO59RSB0 | D11 | IO62NPB1 | G11 | IO71NDB1 |
| A12 | GNDQ | D12 | GCB1/IO68PPB1 | G12 | GCB2/IO71PDB1 |
| B1 | GAB2/IO154UDB3 | E1 | VCC | H1 | VCC |
| B2 | GND | E2 | GFC0/IO147NDB3 | H2 | GFB2/IO143PDB3 |
| B3 | GAA0/IO00RSB0 | E3 | GFC1/IO147PDB3 | H3 | GFC2/IO142PSB3 |
| B4 | GAA1/IO01RSB0 | E4 | VCCIB3 | H4 | GEC1/IO137PDB3 |
| B5 | IO14RSB0 | E5 | IO155VPB3 | H5 | VCC |
| B6 | IO19RSB0 | E6 | VCCIB0 | H6 | IO75PDB1 |
| B7 | IO23RSB0 | E7 | VCCIB0 | H7 | IO75NDB1 |
| B8 | IO31RSB0 | E8 | GCC1/IO67PDB1 | H8 | GDB2/IO81RSB2 |
| B9 | GBB0/IO56RSB0 | E9 | VCCIB1 | H9 | GDC0/IO77VPB1 |
| B10 | GBB1/IO57RSB0 | E10 | VCC | H10 | VCCIB1 |
| B11 | GND | E11 | GCA0/IO69NDB1 | H11 | IO73PSB1 |
| B12 | VMV1 | E12 | IO70NDB1 | H12 | VCC |
| C1 | IO154VDB3 | F1 | GFB0/IO146NPB3 | J1 | GEB1/IO136PDB3 |
| C2 | GFA2/IO144PPB3 | F2 | VCOMPLF | J2 | IO143NDB3 |
| C3 | GAC2/IO153UDB3 | F3 | GFB1/IO146PPB3 | J3 | VCCIB3 |
| C4 | VCC | F4 | IO144NPB3 | J4 | GEC0/IO137NDB3 |
| C5 | IO12RSB0 | F5 | GND | J5 | IO125RSB2 |
| C6 | IO17RSB0 | F6 | GND | J6 | IO116RSB2 |
| C7 | IO25RSB0 | F7 | GND | J7 | VCC |
| C8 | IO32RSB0 | F8 | GCC0/IO67NDB1 | J8 | TCK |
| C9 | IO53RSB0 | F9 | GCB0/IO68NPB1 | J9 | GDA2/IO80RSB2 |
| C10 | GBA2/IO60PDB1 | F10 | GND | J10 | TDO |
| C11 | IO60NDB1 | F11 | GCA1/IO69PDB1 | J11 | GDA1/IO79UDB1 |
| C12 | GBC2/IO62PPB1 | F12 | GCA2/IO70PDB1 | J12 | GDB1/IO78UDB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| K1 | GEB0/IO136NDB3 |
| K2 | GEA1/IO135PDB3 |
| K3 | GEA0/IO135NDB3 |
| K4 | GEA2/IO134RSB2 |
| K5 | IO127RSB2 |
| K6 | IO121RSB2 |
| K7 | GND |
| K8 | IO104RSB2 |
| K9 | GDC2/IO82RSB2 |
| K10 | GND |
| K11 | GDA0/IO79VDB1 |
| K12 | GDB0/IO78VDB1 |
| L1 | GND |
| L2 | VMV3 |
| L3 | GEB2/IO133RSB2 |
| L4 | IO128RSB2 |
| L5 | VCCIB2 |
| L6 | IO119RSB2 |
| L7 | IO114RSB2 |
| L8 | IO110RSB2 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV2 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO132RSB2 |
| M3 | IO129RSB2 |
| M4 | IO126RSB2 |
| M5 | IO124RSB2 |
| M6 | IO122RSB2 |
| M7 | IO117RSB2 |
| M8 | IO115RSB2 |
| M9 | TDI |
| M10 | VCCIB2 |
| M11 | VPUMP |
| M12 | GNDQ |


| FG144 |  | FG144 |  | FG144 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| A1 | GNDQ | D1 | IO169PDB3 | G1 | GFA1/IO162PPB3 |
| A2 | VMV0 | D2 | IO169NDB3 | G2 | GND |
| A3 | GAB0/IO02RSB0 | D3 | IO172NDB3 | G3 | VCCPLF |
| A4 | GAB1/IO03RSB0 | D4 | GAA2/IO174PPB3 | G4 | GFA0/IO162NPB3 |
| A5 | IO10RSB0 | D5 | GAC0/IO04RSB0 | G5 | GND |
| A6 | GND | D6 | GAC1/IO05RSB0 | G6 | GND |
| A7 | IO34RSB0 | D7 | GBC0/IO54RSB0 | G7 | GND |
| A8 | VCC | D8 | GBC1/IO55RSB0 | G8 | GDC1/IO86PPB1 |
| A9 | IO50RSB0 | D9 | GBB2/IO61PDB1 | G9 | IO74NDB1 |
| A10 | GBA0/IO58RSB0 | D10 | IO61NDB1 | G10 | GCC2/IO74PDB1 |
| A11 | GBA1/IO59RSB0 | D11 | IO62NPB1 | G11 | IO73NDB1 |
| A12 | GNDQ | D12 | GCB1/IO70PPB1 | G12 | GCB2/IO73PDB1 |
| B1 | GAB2/IO173PDB3 | E1 | VCC | H1 | VCC |
| B2 | GND | E2 | GFC0/IO164NDB3 | H2 | GFB2/IO160PDB3 |
| B3 | GAA0/IO00RSB0 | E3 | GFC1/IO164PDB3 | H3 | GFC2/IO159PSB3 |
| B4 | GAA1/IO01RSB0 | E4 | VCCIB3 | H4 | GEC1/IO146PDB3 |
| B5 | IO13RSB0 | E5 | IO174NPB3 | H5 | VCC |
| B6 | IO19RSB0 | E6 | VCCIB0 | H6 | IO80PDB1 |
| B7 | IO31RSB0 | E7 | VCCIB0 | H7 | IO80NDB1 |
| B8 | IO39RSB0 | E8 | GCC1/IO69PDB1 | H8 | GDB2/IO90RSB2 |
| B9 | GBB0/IO56RSB0 | E9 | VCCIB1 | H9 | GDC0/IO86NPB1 |
| B10 | GBB1/IO57RSB0 | E10 | VCC | H10 | VCCIB1 |
| B11 | GND | E11 | GCA0/IO71NDB1 | H11 | IO84PSB1 |
| B12 | VMV1 | E12 | IO72NDB1 | H12 | VCC |
| C1 | IO173NDB3 | F1 | GFB0/IO163NPB3 | J1 | GEB1/IO145PDB3 |
| C2 | GFA2/IO161PPB3 | F2 | VCOMPLF | J2 | IO160NDB3 |
| C3 | GAC2/IO172PDB3 | F3 | GFB1/IO163PPB3 | J3 | VCCIB3 |
| C4 | VCC | F4 | IO161NPB3 | J4 | GEC0/IO146NDB3 |
| C5 | IO16RSB0 | F5 | GND | J5 | IO129RSB2 |
| C6 | IO25RSB0 | F6 | GND | J6 | IO131RSB2 |
| C7 | IO28RSB0 | F7 | GND | J7 | VCC |
| C8 | IO42RSB0 | F8 | GCC0/IO69NDB1 | J8 | TCK |
| C9 | IO45RSB0 | F9 | GCB0/IO70NPB1 | J9 | GDA2/IO89RSB2 |
| C10 | GBA2/IO60PDB1 | F10 | GND | J10 | TDO |
| C11 | IO60NDB1 | F11 | GCA1/IO71PDB1 | J11 | GDA1/IO88PDB1 |
| C12 | GBC2/IO62PPB1 | F12 | GCA2/IO72PDB1 | J12 | GDB1/IO87PDB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P600 Function |
| K1 | GEB0/IO145NDB3 |
| K2 | GEA1/IO144PDB3 |
| K3 | GEA0/IO144NDB3 |
| K4 | GEA2/IO143RSB2 |
| K5 | IO119RSB2 |
| K6 | IO111RSB2 |
| K7 | GND |
| K8 | IO94RSB2 |
| K9 | GDC2/IO91RSB2 |
| K10 | GND |
| K11 | GDA0/IO88NDB1 |
| K12 | GDB0/IO87NDB1 |
| L1 | GND |
| L2 | VMV3 |
| L3 | GEB2/IO142RSB2 |
| L4 | IO136RSB2 |
| L5 | VCCIB2 |
| L6 | IO115RSB2 |
| L7 | IO103RSB2 |
| L8 | IO97RSB2 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV2 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO141RSB2 |
| M3 | IO138RSB2 |
| M4 | IO123RSB2 |
| M5 | IO126RSB2 |
| M6 | IO134RSB2 |
| M7 | IO108RSB2 |
| M8 | IO99RSB2 |
| M9 | TDI |
| M10 | VCCIB2 |
| M11 | VPUMP |
| M12 | GNDQ |


| FG144 |  | FG144 |  | FG144 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P1000 Function | Pin Number | A3P1000 Function | Pin Number | A3P1000 Function |
| A1 | GNDQ | D1 | IO213PDB3 | G1 | GFA1/IO207PPB3 |
| A2 | VMV0 | D2 | IO213NDB3 | G2 | GND |
| A3 | GAB0/IO02RSB0 | D3 | IO223NDB3 | G3 | VCCPLF |
| A4 | GAB1/IO03RSB0 | D4 | GAA2/IO225PPB3 | G4 | GFA0/IO207NPB3 |
| A5 | IO10RSB0 | D5 | GAC0/IO04RSB0 | G5 | GND |
| A6 | GND | D6 | GAC1/IO05RSB0 | G6 | GND |
| A7 | IO44RSB0 | D7 | GBC0/IO72RSB0 | G7 | GND |
| A8 | VCC | D8 | GBC1/IO73RSB0 | G8 | GDC1/IO111PPB1 |
| A9 | IO69RSB0 | D9 | GBB2/IO79PDB1 | G9 | IO96NDB1 |
| A10 | GBA0/IO76RSB0 | D10 | IO79NDB1 | G10 | GCC2/IO96PDB1 |
| A11 | GBA1/IO77RSB0 | D11 | IO80NPB1 | G11 | IO95NDB1 |
| A12 | GNDQ | D12 | GCB1/IO92PPB1 | G12 | GCB2/IO95PDB1 |
| B1 | GAB2/IO224PDB3 | E1 | VCC | H1 | VCC |
| B2 | GND | E2 | GFC0/IO209NDB3 | H2 | GFB2/IO205PDB3 |
| B3 | GAA0/IO00RSB0 | E3 | GFC1/IO209PDB3 | H3 | GFC2/IO204PSB3 |
| B4 | GAA1/IO01RSB0 | E4 | VCCIB3 | H4 | GEC1/IO190PDB3 |
| B5 | IO13RSB0 | E5 | IO225NPB3 | H5 | VCC |
| B6 | IO26RSB0 | E6 | VCCIB0 | H6 | IO105PDB1 |
| B7 | IO35RSB0 | E7 | VCCIB0 | H7 | IO105NDB1 |
| B8 | IO60RSB0 | E8 | GCC1/IO91PDB1 | H8 | GDB2/IO115RSB2 |
| B9 | GBB0/IO74RSB0 | E9 | VCCIB1 | H9 | GDC0/IO111NPB1 |
| B10 | GBB1/IO75RSB0 | E10 | VCC | H10 | VCCIB1 |
| B11 | GND | E11 | GCA0/IO93NDB1 | H11 | IO101PSB1 |
| B12 | VMV1 | E12 | IO94NDB1 | H12 | VCC |
| C1 | IO224NDB3 | F1 | GFB0/IO208NPB3 | J1 | GEB1/IO189PDB3 |
| C2 | GFA2/IO206PPB3 | F2 | VCOMPLF | J2 | IO205NDB3 |
| C3 | GAC2/IO223PDB3 | F3 | GFB1/IO208PPB3 | J3 | VCCIB3 |
| C4 | VCC | F4 | IO206NPB3 | J4 | GEC0/IO190NDB3 |
| C5 | IO16RSB0 | F5 | GND | J5 | IO160RSB2 |
| C6 | IO29RSB0 | F6 | GND | J6 | IO157RSB2 |
| C7 | IO32RSB0 | F7 | GND | J7 | VCC |
| C8 | IO63RSB0 | F8 | GCC0/IO91NDB1 | J8 | TCK |
| C9 | IO66RSB0 | F9 | GCB0/IO92NPB1 | J9 | GDA2/IO114RSB2 |
| C10 | GBA2/IO78PDB1 | F10 | GND | J10 | TDO |
| C11 | IO78NDB1 | F11 | GCA1/IO93PDB1 | J11 | GDA1/IO113PDB1 |
| C12 | GBC2/IO80PPB1 | F12 | GCA2/IO94PDB1 | J12 | GDB1/IO112PDB1 |


| FG144 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| K1 | GEB0/IO189NDB3 |
| K2 | GEA1/IO188PDB3 |
| K3 | GEA0/IO188NDB3 |
| K4 | GEA2/IO187RSB2 |
| K5 | IO169RSB2 |
| K6 | IO152RSB2 |
| K7 | GND |
| K8 | IO117RSB2 |
| K9 | GDC2/IO116RSB2 |
| K10 | GND |
| K11 | GDA0/IO113NDB1 |
| K12 | GDB0/IO112NDB1 |
| L1 | GND |
| L2 | VMV3 |
| L3 | GEB2/IO186RSB2 |
| L4 | IO172RSB2 |
| L5 | VCCIB2 |
| L6 | IO153RSB2 |
| L7 | IO144RSB2 |
| L8 | IO140RSB2 |
| L9 | TMS |
| L10 | VJTAG |
| L11 | VMV2 |
| L12 | TRST |
| M1 | GNDQ |
| M2 | GEC2/IO185RSB2 |
| M3 | IO173RSB2 |
| M4 | IO168RSB2 |
| M5 | IO161RSB2 |
| M6 | IO156RSB2 |
| M7 | IO145RSB2 |
| M8 | IO141RSB2 |
| M9 | TDI |
| M10 | VCCIB2 |
| M11 | VPUMP |
| M12 | GNDQ |

FG256 - Bottom View


## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P250 Function | Pin Number | A3P250 Function | Pin Number | A3P250 Function |
| A1 | GND | C5 | GAC0/IO04RSB0 | E9 | IO24RSB0 |
| A2 | GAA0/IO00RSB0 | C6 | GAC1/IO05RSB0 | E10 | VCCIB0 |
| A3 | GAA1/IO01RSB0 | C7 | IO13RSB0 | E11 | VCCIB0 |
| A4 | GAB0/IO02RSB0 | C8 | IO17RSB0 | E12 | VMV1 |
| A5 | IO07RSB0 | C9 | IO22RSB0 | E13 | GBC2/IO43PDB1 |
| A6 | IO10RSB0 | C10 | IO27RSB0 | E14 | IO46RSB1 |
| A7 | IO11RSB0 | C11 | IO31RSB0 | E15 | NC |
| A8 | IO15RSB0 | C12 | GBC0/IO35RSB0 | E16 | IO45PDB1 |
| A9 | IO20RSB0 | C13 | IO34RSB0 | F1 | IO113NDB3 |
| A10 | IO25RSB0 | C14 | NC | F2 | IO112PPB3 |
| A11 | IO29RSB0 | C15 | IO42NPB1 | F3 | NC |
| A12 | IO33RSB0 | C16 | IO44PDB1 | F4 | IO115VDB3 |
| A13 | GBB1/IO38RSB0 | D1 | IO114VDB3 | F5 | VCCIB3 |
| A14 | GBA0/IO39RSB0 | D2 | IO114UDB3 | F6 | GND |
| A15 | GBA1/IO40RSB0 | D3 | GAC2/IO116UDB3 | F7 | VCC |
| A16 | GND | D4 | NC | F8 | VCC |
| B1 | GAB2/IO117UDB3 | D5 | GNDQ | F9 | VCC |
| B2 | GAA2/IO118UDB3 | D6 | IO08RSB0 | F10 | VCC |
| B3 | NC | D7 | IO14RSB0 | F11 | GND |
| B4 | GAB1/IO03RSB0 | D8 | IO18RSB0 | F12 | VCCIB1 |
| B5 | IO06RSB0 | D9 | IO23RSB0 | F13 | IO43NDB1 |
| B6 | IO09RSB0 | D10 | IO28RSB0 | F14 | NC |
| B7 | IO12RSB0 | D11 | IO32RSB0 | F15 | IO47PPB1 |
| B8 | IO16RSB0 | D12 | GNDQ | F16 | IO45NDB1 |
| B9 | IO21RSB0 | D13 | NC | G1 | IO111NDB3 |
| B10 | IO26RSB0 | D14 | GBB2/IO42PPB1 | G2 | IO111PDB3 |
| B11 | IO30RSB0 | D15 | NC | G3 | IO112NPB3 |
| B12 | GBC1/IO36RSB0 | D16 | IO44NDB1 | G4 | GFC1/IO110PPB3 |
| B13 | GBB0/IO37RSB0 | E1 | IO113PDB3 | G5 | VCCIB3 |
| B14 | NC | E2 | NC | G6 | VCC |
| B15 | GBA2/IO41PDB1 | E3 | IO116VDB3 | G7 | GND |
| B16 | IO41NDB1 | E4 | IO115UDB3 | G8 | GND |
| C1 | IO117VDB3 | E5 | VMV0 | G9 | GND |
| C2 | IO118VDB3 | E6 | VCCIB0 | G10 | GND |
| C3 | NC | E7 | VCCIB0 | G11 | VCC |
| C4 | NC | E8 | IO19RSB0 | G12 | VCCIB1 |

Package Pin Assignments

| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P250 Function | Pin Number | A3P250 Function | Pin Number | A3P250 Function |
| G13 | GCC1/IO48PPB1 | K1 | GFC2/IO105PDB3 | M5 | VMV3 |
| G14 | IO47NPB1 | K2 | IO107NPB3 | M6 | VCCIB2 |
| G15 | IO54PDB1 | K3 | IO104PPB3 | M7 | VCCIB2 |
| G16 | IO54NDB1 | K4 | NC | M8 | NC |
| H1 | GFB0/IO109NPB3 | K5 | VCCIB3 | M9 | IO74RSB2 |
| H2 | GFA0/IO108NDB3 | K6 | VCC | M10 | VCCIB2 |
| H3 | GFB1/IO109PPB3 | K7 | GND | M11 | VCCIB2 |
| H4 | VCOMPLF | K8 | GND | M12 | VMV2 |
| H5 | GFC0/IO110NPB3 | K9 | GND | M13 | NC |
| H6 | VCC | K10 | GND | M14 | GDB1/IO59UPB1 |
| H7 | GND | K11 | VCC | M15 | GDC1/IO58UDB1 |
| H8 | GND | K12 | VCCIB1 | M16 | IO56NDB1 |
| H9 | GND | K13 | IO52NPB1 | N1 | IO103NDB3 |
| H10 | GND | K14 | IO55RSB1 | N2 | IO101PPB3 |
| H11 | VCC | K15 | IO53NPB1 | N3 | GEC1/IO100PPB3 |
| H12 | GCC0/IO48NPB1 | K16 | IO51NDB1 | N4 | NC |
| H13 | GCB1/IO49PPB1 | L1 | IO105NDB3 | N5 | GNDQ |
| H14 | GCA0/IO50NPB1 | L2 | IO104NPB3 | N6 | GEA2/IO97RSB2 |
| H15 | NC | L3 | NC | N7 | IO86RSB2 |
| H16 | GCB0/IO49NPB1 | L4 | IO102RSB3 | N8 | IO82RSB2 |
| J1 | GFA2/IO107PPB3 | L5 | VCCIB3 | N9 | IO75RSB2 |
| J2 | GFA1/IO108PDB3 | L6 | GND | N10 | IO69RSB2 |
| J3 | VCCPLF | L7 | VCC | N11 | IO64RSB2 |
| J4 | IO106NDB3 | L8 | VCC | N12 | GNDQ |
| J5 | GFB2/IO106PDB3 | L9 | VCC | N13 | NC |
| J6 | VCC | L10 | VCC | N14 | VJTAG |
| J7 | GND | L11 | GND | N15 | GDC0/IO58VDB1 |
| J8 | GND | L12 | VCCIB1 | N16 | GDA1/IO60UDB1 |
| J9 | GND | L13 | GDB0/IO59VPB1 | P1 | GEB1/IO99PDB3 |
| J10 | GND | L14 | IO57VDB1 | P2 | GEB0/IO99NDB3 |
| J11 | VCC | L15 | IO57UDB1 | P3 | NC |
| J12 | GCB2/IO52PPB1 | L16 | IO56PDB1 | P4 | NC |
| J13 | GCA1/IO50PPB1 | M1 | IO103PDB3 | P5 | IO92RSB2 |
| J14 | GCC2/IO53PPB1 | M2 | NC | P6 | IO89RSB2 |
| J15 | NC | M3 | IO101NPB3 | P7 | IO85RSB2 |
| J16 | GCA2/IO51PDB1 | M4 | GEC0/IO100NPB3 | P8 | IO81RSB2 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| P9 | IO76RSB2 |
| P10 | IO71RSB2 |
| P11 | IO66RSB2 |
| P12 | NC |
| P13 | TCK |
| P14 | VPUMP |
| P15 | TRST |
| P16 | GDA0/IO60VDB1 |
| R1 | GEA1/IO98PDB3 |
| R2 | GEA0/IO98NDB3 |
| R3 | NC |
| R4 | GEC2/IO95RSB2 |
| R5 | IO91RSB2 |
| R6 | IO88RSB2 |
| R7 | IO84RSB2 |
| R8 | IO80RSB2 |
| R9 | IO77RSB2 |
| R10 | IO72RSB2 |
| R11 | IO68RSB2 |
| R12 | IO65RSB2 |
| R13 | GDB2/IO62RSB2 |
| R14 | TDI |
| R15 | NC |
| R16 | TDO |
| T1 | GND |
| T2 | IO94RSB2 |
| T3 | GEB2/IO96RSB2 |
| T4 | IO93RSB2 |
| T5 | IO90RSB2 |
| T6 | IO87RSB2 |
| T7 | IO83RSB2 |
| T8 | IO79RSB2 |
| T9 | IO78RSB2 |
| T10 | IO73RSB2 |
| T11 | IO70RSB2 |
| T12 | GDC2/IO63RSB2 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P250 Function |
| T13 | IO67RSB2 |
| T14 | GDA2/IO61RSB2 |
| T15 | TMS |
| T16 | GND |


| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| A1 | GND | C5 | GAC0/IO04RSB0 | E9 | IO31RSB0 |
| A2 | GAA0/IO00RSB0 | C6 | GAC1/IO05RSB0 | E10 | VCCIB0 |
| A3 | GAA1/IO01RSB0 | C7 | IO20RSB0 | E11 | VCCIB0 |
| A4 | GAB0/IO02RSB0 | C8 | IO24RSB0 | E12 | VMV1 |
| A5 | IO16RSB0 | C9 | IO33RSB0 | E13 | GBC2/IO62PDB1 |
| A6 | IO17RSB0 | C10 | IO39RSB0 | E14 | IO65RSB1 |
| A7 | IO22RSB0 | C11 | IO45RSB0 | E15 | IO52RSB0 |
| A8 | IO28RSB0 | C12 | GBC0/IO54RSB0 | E16 | IO66PDB1 |
| A9 | IO34RSB0 | C13 | IO48RSB0 | F1 | IO150NDB3 |
| A10 | IO37RSB0 | C14 | VMV0 | F2 | IO149NPB3 |
| A11 | IO41RSB0 | C15 | IO61NPB1 | F3 | IO09RSB0 |
| A12 | IO43RSB0 | C16 | IO63PDB1 | F4 | IO152UDB3 |
| A13 | GBB1/IO57RSB0 | D1 | IO151VDB3 | F5 | VCCIB3 |
| A14 | GBA0/IO58RSB0 | D2 | IO151UDB3 | F6 | GND |
| A15 | GBA1/IO59RSB0 | D3 | GAC2/IO153UDB3 | F7 | VCC |
| A16 | GND | D4 | IO06RSB0 | F8 | VCC |
| B1 | GAB2/IO154UDB3 | D5 | GNDQ | F9 | VCC |
| B2 | GAA2/IO155UDB3 | D6 | IO10RSB0 | F10 | VCC |
| B3 | IO12RSB0 | D7 | IO19RSB0 | F11 | GND |
| B4 | GAB1/IO03RSB0 | D8 | IO26RSB0 | F12 | VCCIB1 |
| B5 | IO13RSB0 | D9 | IO30RSB0 | F13 | IO62NDB1 |
| B6 | IO14RSB0 | D10 | IO40RSB0 | F14 | IO49RSB0 |
| B7 | IO21RSB0 | D11 | IO46RSB0 | F15 | IO64PPB1 |
| B8 | IO27RSB0 | D12 | GNDQ | F16 | IO66NDB1 |
| B9 | IO32RSB0 | D13 | IO47RSB0 | G1 | IO148NDB3 |
| B10 | IO38RSB0 | D14 | GBB2/IO61PPB1 | G2 | IO148PDB3 |
| B11 | IO42RSB0 | D15 | IO53RSB0 | G3 | IO149PPB3 |
| B12 | GBC1/IO55RSB0 | D16 | IO63NDB1 | G4 | GFC1/IO147PPB3 |
| B13 | GBB0/IO56RSB0 | E1 | IO150PDB3 | G5 | VCCIB3 |
| B14 | IO44RSB0 | E2 | IO08RSB0 | G6 | VCC |
| B15 | GBA2/IO60PDB1 | E3 | IO153VDB3 | G7 | GND |
| B16 | IO60NDB1 | E4 | IO152VDB3 | G8 | GND |
| C1 | IO154VDB3 | E5 | VMV0 | G9 | GND |
| C2 | IO155VDB3 | E6 | VCCIB0 | G10 | GND |
| C3 | IO11RSB0 | E7 | VCCIB0 | G11 | VCC |
| C4 | IO07RSB0 | E8 | IO25RSB0 | G12 | VCCIB1 |


| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| G13 | GCC1/IO67PPB1 | K1 | GFC2/IO142PDB3 | M5 | VMV3 |
| G14 | IO64NPB1 | K2 | IO144NPB3 | M6 | VCCIB2 |
| G15 | IO73PDB1 | K3 | IO141PPB3 | M7 | VCCIB2 |
| G16 | IO73NDB1 | K4 | IO120RSB2 | M8 | IO108RSB2 |
| H1 | GFB0/IO146NPB3 | K5 | VCCIB3 | M9 | IO101RSB2 |
| H2 | GFA0/IO145NDB3 | K6 | VCC | M10 | VCCIB2 |
| H3 | GFB1/IO146PPB3 | K7 | GND | M11 | VCCIB2 |
| H4 | VCOMPLF | K8 | GND | M12 | VMV2 |
| H5 | GFC0/IO147NPB3 | K9 | GND | M13 | IO83RSB2 |
| H6 | VCC | K10 | GND | M14 | GDB1/IO78UPB1 |
| H7 | GND | K11 | VCC | M15 | GDC1/IO77UDB1 |
| H8 | GND | K12 | VCCIB1 | M16 | IO75NDB1 |
| H9 | GND | K13 | IO71NPB1 | N1 | IO140NDB3 |
| H10 | GND | K14 | IO74RSB1 | N2 | IO138PPB3 |
| H11 | VCC | K15 | IO72NPB1 | N3 | GEC1/IO137PPB3 |
| H12 | GCC0/IO67NPB1 | K16 | IO70NDB1 | N4 | IO131RSB2 |
| H13 | GCB1/IO68PPB1 | L1 | IO142NDB3 | N5 | GNDQ |
| H14 | GCA0/IO69NPB1 | L2 | IO141NPB3 | N6 | GEA2/IO134RSB2 |
| H15 | NC | L3 | IO125RSB2 | N7 | IO117RSB2 |
| H16 | GCB0/IO68NPB1 | L4 | IO139RSB3 | N8 | IO111RSB2 |
| J1 | GFA2/IO144PPB3 | L5 | VCCIB3 | N9 | IO99RSB2 |
| J2 | GFA1/IO145PDB3 | L6 | GND | N10 | IO94RSB2 |
| J3 | VCCPLF | L7 | VCC | N11 | IO87RSB2 |
| J4 | IO143NDB3 | L8 | VCC | N12 | GNDQ |
| J5 | GFB2/IO143PDB3 | L9 | VCC | N13 | IO93RSB2 |
| J6 | VCC | L10 | VCC | N14 | VJTAG |
| J7 | GND | L11 | GND | N15 | GDC0/IO77VDB1 |
| J8 | GND | L12 | VCCIB1 | N16 | GDA1/IO79UDB1 |
| J9 | GND | L13 | GDB0/IO78VPB1 | P1 | GEB1/IO136PDB3 |
| J10 | GND | L14 | IO76VDB1 | P2 | GEB0/IO136NDB3 |
| J11 | VCC | L15 | IO76UDB1 | P3 | VMV2 |
| J12 | GCB2/IO71PPB1 | L16 | IO75PDB1 | P4 | IO129RSB2 |
| J13 | GCA1/IO69PPB1 | M1 | IO140PDB3 | P5 | IO128RSB2 |
| J14 | GCC2/IO72PPB1 | M2 | IO130RSB2 | P6 | IO122RSB2 |
| J15 | NC | M3 | IO138NPB3 | P7 | IO115RSB2 |
| J16 | GCA2/IO70PDB1 | M4 | GEC0/IO137NPB3 | P8 | IO110RSB2 |

## Microsemi.

Package Pin Assignments

| FG256 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| P9 | IO98RSB2 |
| P10 | IO95RSB2 |
| P11 | IO88RSB2 |
| P12 | IO84RSB2 |
| P13 | TCK |
| P14 | VPUMP |
| P15 | TRST |
| P16 | GDA0/IO79VDB1 |
| R1 | GEA1/IO135PDB3 |
| R2 | GEA0/IO135NDB3 |
| R3 | IO127RSB2 |
| R4 | GEC2/IO132RSB2 |
| R5 | IO123RSB2 |
| R6 | IO118RSB2 |
| R7 | IO112RSB2 |
| R8 | IO106RSB2 |
| R9 | IO100RSB2 |
| R10 | IO96RSB2 |
| R11 | IO89RSB2 |
| R12 | IO85RSB2 |
| R13 | GDB2/IO81RSB2 |
| R14 | TDI |
| R15 | NC |
| R16 | TDO |
| T1 | GND |
| T2 | IO126RSB2 |
| T3 | GEB2/IO133RSB2 |
| T4 | IO124RSB2 |
| T5 | IO116RSB2 |
| T6 | IO113RSB2 |
| T7 | IO107RSB2 |
| T8 | IO105RSB2 |
| T9 | IO102RSB2 |
| T10 | IO97RSB2 |
| T11 | IO92RSB2 |
| T12 | GDC2/IO82RSB2 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| T13 | IO86RSB2 |
| T14 | GDA2/IO80RSB2 |
| T15 | TMS |
| T16 | GND |


| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| A1 | GND | C5 | GAC0/IO04RSB0 | E9 | IO31RSB0 |
| A2 | GAA0/IOOORSB0 | C6 | GAC1/IO05RSB0 | E10 | VCCIB0 |
| A3 | GAA1/IO01RSB0 | C7 | IO20RSB0 | E11 | VCCIB0 |
| A4 | GAB0/IO02RSB0 | C8 | IO24RSB0 | E12 | VMV1 |
| A5 | IO11RSB0 | C9 | IO33RSB0 | E13 | GBC2/IO62PDB1 |
| A6 | IO16RSB0 | C10 | IO39RSB0 | E14 | IO67PPB1 |
| A7 | IO18RSB0 | C11 | IO44RSB0 | E15 | IO64PPB1 |
| A8 | IO28RSB0 | C12 | GBC0/IO54RSB0 | E16 | IO66PDB1 |
| A9 | IO34RSB0 | C13 | IO51RSB0 | F1 | IO166NDB3 |
| A10 | IO37RSB0 | C14 | VmV0 | F2 | 10168 NPB3 |
| A11 | 1041RSB0 | C15 | 1061 NPB1 | F3 | 10167 PPB3 |
| A12 | IO43RSB0 | C16 | IO63PDB1 | F4 | IO169PDB3 |
| A13 | GBB1/IO57RSB0 | D1 | IO171NDB3 | F5 | VCCIB3 |
| A14 | GBA0/IO58RSB0 | D2 | IO171PDB3 | F6 | GND |
| A15 | GBA1/IO59RSB0 | D3 | GAC2/IO172PDB3 | F7 | VCC |
| A16 | GND | D4 | IO06RSB0 | F8 | VCC |
| B1 | GAB2/IO173PDB3 | D5 | GNDQ | F9 | VCC |
| B2 | GAA2/IO174PDB3 | D6 | IO10RSB0 | F10 | VCC |
| B3 | GNDQ | D7 | IO19RSB0 | F11 | GND |
| B4 | GAB1/IO03RSB0 | D8 | IO26RSB0 | F12 | VCCIB1 |
| B5 | IO13RSB0 | D9 | IO30RSB0 | F13 | IO62NDB1 |
| B6 | IO14RSB0 | D10 | IO40RSB0 | F14 | $1064 N P B 1$ |
| B7 | IO21RSB0 | D11 | IO45RSB0 | F15 | IO65PPB1 |
| B8 | IO27RSB0 | D12 | GNDQ | F16 | IO66NDB1 |
| B9 | IO32RSB0 | D13 | IO50RSB0 | G1 | IO165NDB3 |
| B10 | IO38RSB0 | D14 | GBB2/IO61PPB1 | G2 | IO165PDB3 |
| B11 | IO42RSB0 | D15 | IO53RSB0 | G3 | 10168 PPB3 |
| B12 | GBC1/IO55RSB0 | D16 | 1063 NDB1 | G4 | GFC1/IO164PPB3 |
| B13 | GBB0/IO56RSB0 | E1 | IO166PDB3 | G5 | VCCIB3 |
| B14 | IO52RSB0 | E2 | 10167 NPB3 | G6 | VCC |
| B15 | GBA2/IO60PDB1 | E3 | IO172NDB3 | G7 | GND |
| B16 | IO60NDB1 | E4 | IO169NDB3 | G8 | GND |
| C1 | 10173 NDB3 | E5 | vmvo | G9 | GND |
| C2 | IO174NDB3 | E6 | VCCIB0 | G10 | GND |
| C3 | VmV3 | E7 | VCCIB0 | G11 | VCC |
| C4 | IO07RSB0 | E8 | IO25RSB0 | G12 | VCCIB1 |


| FG256 |  | FG256 |  | FG256 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| G13 | GCC1/IO69PPB1 | K1 | GFC2/IO159PDB3 | M5 | VMV3 |
| G14 | IO65NPB1 | K2 | IO161NPB3 | M6 | VCCIB2 |
| G15 | IO75PDB1 | K3 | IO156PPB3 | M7 | VCCIB2 |
| G16 | IO75NDB1 | K4 | IO129RSB2 | M8 | IO117RSB2 |
| H1 | GFB0/IO163NPB3 | K5 | VCCIB3 | M9 | IO110RSB2 |
| H2 | GFA0/IO162NDB3 | K6 | VCC | M10 | VCCIB2 |
| H3 | GFB1/IO163PPB3 | K7 | GND | M11 | VCCIB2 |
| H4 | VCOMPLF | K8 | GND | M12 | VMV2 |
| H5 | GFC0/IO164NPB3 | K9 | GND | M13 | IO94RSB2 |
| H6 | VCC | K10 | GND | M14 | GDB1/IO87PPB1 |
| H7 | GND | K11 | VCC | M15 | GDC1/IO86PDB1 |
| H8 | GND | K12 | VCCIB1 | M16 | IO84NDB1 |
| H9 | GND | K13 | IO73NPB1 | N1 | IO150NDB3 |
| H10 | GND | K14 | IO80NPB1 | N2 | IO147PPB3 |
| H11 | VCC | K15 | IO74NPB1 | N3 | GEC1/IO146PPB3 |
| H12 | GCC0/IO69NPB1 | K16 | IO72NDB1 | N4 | IO140RSB2 |
| H13 | GCB1/IO70PPB1 | L1 | IO159NDB3 | N5 | GNDQ |
| H14 | GCA0/IO71NPB1 | L2 | IO156NPB3 | N6 | GEA2/IO143RSB2 |
| H15 | IO67NPB1 | L3 | IO151PPB3 | N7 | IO126RSB2 |
| H16 | GCB0/IO70NPB1 | L4 | IO158PSB3 | N8 | IO120RSB2 |
| J1 | GFA2/IO161PPB3 | L5 | VCCIB3 | N9 | IO108RSB2 |
| J2 | GFA1/IO162PDB3 | L6 | GND | N10 | IO103RSB2 |
| J3 | VCCPLF | L7 | VCC | N11 | IO99RSB2 |
| J4 | IO160NDB3 | L8 | VCC | N12 | GNDQ |
| J5 | GFB2/IO160PDB3 | L9 | VCC | N13 | IO92RSB2 |
| J6 | VCC | L10 | VCC | N14 | VJTAG |
| J7 | GND | L11 | GND | N15 | GDC0/IO86NDB1 |
| J8 | GND | L12 | VCCIB1 | N16 | GDA1/IO88PDB1 |
| J9 | GND | L13 | GDB0/IO87NPB1 | P1 | GEB1/IO145PDB3 |
| J10 | GND | L14 | IO85NDB1 | P2 | GEB0/IO145NDB3 |
| J11 | VCC | L15 | IO85PDB1 | P3 | VMV2 |
| J12 | GCB2/IO73PPB1 | L16 | IO84PDB1 | P4 | IO138RSB2 |
| J13 | GCA1/IO71PPB1 | M1 | IO150PDB3 | P5 | IO136RSB2 |
| J14 | GCC2/IO74PPB1 | M2 | IO151NPB3 | P6 | IO131RSB2 |
| J15 | IO80PPB1 | M3 | IO147NPB3 | P7 | IO124RSB2 |
| J16 | GCA2/IO72PDB1 | M4 | GEC0/IO146NPB3 | P8 | IO119RSB2 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P600 Function |
| P9 | IO107RSB2 |
| P10 | IO104RSB2 |
| P11 | IO97RSB2 |
| P12 | VMV1 |
| P13 | TCK |
| P14 | VPUMP |
| P15 | TRST |
| P16 | GDA0/IO88NDB1 |
| R1 | GEA1/IO144PDB3 |
| R2 | GEA0/IO144NDB3 |
| R3 | IO139RSB2 |
| R4 | GEC2/IO141RSB2 |
| R5 | IO132RSB2 |
| R6 | IO127RSB2 |
| R7 | IO121RSB2 |
| R8 | IO114RSB2 |
| R9 | IO109RSB2 |
| R10 | IO105RSB2 |
| R11 | IO98RSB2 |
| R12 | IO96RSB2 |
| R13 | GDB2/IO90RSB2 |
| R14 | TDI |
| R15 | GNDQ |
| R16 | TDO |
| T1 | GND |
| T2 | IO137RSB2 |
| T3 | GEB2/IO142RSB2 |
| T4 | IO134RSB2 |
| T5 | IO125RSB2 |
| T6 | IO123RSB2 |
| T7 | IO118RSB2 |
| T8 | IO115RSB2 |
| T9 | IO111RSB2 |
| T10 | IO106RSB2 |
| T11 | IO102RSB2 |
| T12 | GDC2/IO91RSB2 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P600 Function |
| T13 | IO93RSB2 |
| T14 | GDA2/IO89RSB2 |
| T15 | TMS |
| T16 | GND |

Package Pin Assignments

| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| A1 | GND |
| A2 | GAA0/IO00RSB0 |
| A3 | GAA1/IO01RSB0 |
| A4 | GAB0/IO02RSB0 |
| A5 | IO16RSB0 |
| A6 | IO22RSB0 |
| A7 | IO28RSB0 |
| A8 | IO35RSB0 |
| A9 | IO45RSB0 |
| A10 | IO50RSB0 |
| A11 | IO55RSB0 |
| A12 | IO61RSB0 |
| A13 | GBB1/IO75RSB0 |
| A14 | GBA0/IO76RSB0 |
| A15 | GBA1/IO77RSB0 |
| A16 | GND |
| B1 | GAB2/IO224PDB3 |
| B2 | GAA2/IO225PDB3 |
| B3 | GNDQ |
| B4 | GAB1/IO03RSB0 |
| B5 | IO17RSB0 |
| B6 | IO21RSB0 |
| B7 | IO27RSB0 |
| B8 | IO34RSB0 |
| B9 | IO44RSB0 |
| B10 | IO51RSB0 |
| B11 | IO57RSB0 |
| B12 | GBC1/IO73RSB0 |
| B13 | GBB0/IO74RSB0 |
| B14 | IO71RSB0 |
| B15 | GBA2/IO78PDB1 |
| B16 | IO81PDB1 |
| C1 | IO224NDB3 |
| C2 | IO225NDB3 |
| C3 | VMV3 |
| C4 | IO11RSB0 |
| C5 | GAC0/IO04RSB0 |
| C6 | GAC1/IO05RSB0 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| C7 | IO25RSB0 |
| C8 | IO36RSB0 |
| C9 | IO42RSB0 |
| C10 | IO49RSB0 |
| C11 | IO56RSB0 |
| C12 | GBC0/IO72RSB0 |
| C13 | IO62RSB0 |
| C14 | VMV0 |
| C15 | IO78NDB1 |
| C16 | IO81NDB1 |
| D1 | IO222NDB3 |
| D2 | IO222PDB3 |
| D3 | GAC2/IO223PDB3 |
| D4 | IO223NDB3 |
| D5 | GNDQ |
| D6 | IO23RSB0 |
| D7 | IO29RSB0 |
| D8 | IO33RSB0 |
| D9 | IO46RSB0 |
| D10 | IO52RSB0 |
| D11 | IO60RSB0 |
| D12 | GNDQ |
| D13 | IO80NDB1 |
| D14 | GBB2/IO79PDB1 |
| D15 | IO79NDB1 |
| D16 | IO82NSB1 |
| E1 | IO217PDB3 |
| E2 | IO218PDB3 |
| E3 | IO221NDB3 |
| E4 | IO221PDB3 |
| E5 | VMV0 |
| E6 | VCCIB0 |
| E7 | VCCIB0 |
| E8 | IO38RSB0 |
| E9 | IO47RSB0 |
| E10 | VCCIB0 |
| E11 | VCCIB0 |
| E12 | VMV1 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| E13 | GBC2/IO80PDB1 |
| E14 | IO83PPB1 |
| E15 | IO86PPB1 |
| E16 | IO87PDB1 |
| F1 | IO217NDB3 |
| F2 | IO218NDB3 |
| F3 | IO216PDB3 |
| F4 | IO216NDB3 |
| F5 | VCCIB3 |
| F6 | GND |
| F7 | VCC |
| F8 | VCC |
| F9 | VCC |
| F10 | VCC |
| F11 | GND |
| F12 | VCCIB1 |
| F13 | IO83NPB1 |
| F14 | IO86NPB1 |
| F15 | IO90PPB1 |
| F16 | IO87NDB1 |
| G1 | IO210PSB3 |
| G2 | IO213NDB3 |
| G3 | IO213PDB3 |
| G4 | GFC1/IO209PPB3 |
| G5 | VCCIB3 |
| G6 | VCC |
| G7 | GND |
| G8 | GND |
| G9 | GND |
| G10 | GND |
| G11 | VCC |
| G12 | VCCIB1 |
| G13 | GCC1/IO91PPB1 |
| G14 | IO90NPB1 |
| G15 | IO88PDB1 |
| G16 | IO88NDB1 |
| H1 | GFB0/IO208NPB3 |
| H2 | GFA0/IO207NDB3 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| H3 | GFB1/IO208PPB3 |
| H4 | VCOMPLF |
| H5 | GFC0/IO209NPB3 |
| H6 | VCC |
| H7 | GND |
| H8 | GND |
| H9 | GND |
| H10 | GND |
| H11 | VCC |
| H12 | GCC0/IO91NPB1 |
| H13 | GCB1/IO92PPB1 |
| H14 | GCA0/IO93NPB1 |
| H15 | IO96NPB1 |
| H16 | GCB0/IO92NPB1 |
| J1 | GFA2/IO206PSB3 |
| J2 | GFA1/IO207PDB3 |
| J3 | VCCPLF |
| J4 | IO205NDB3 |
| J5 | GFB2/IO205PDB3 |
| J6 | VCC |
| J7 | GND |
| J8 | GND |
| J9 | GND |
| J10 | GND |
| J11 | VCC |
| J12 | GCB2/IO95PPB1 |
| J13 | GCA1/IO93PPB1 |
| J14 | GCC2/IO96PPB1 |
| J15 | IO100PPB1 |
| J16 | GCA2/IO94PSB1 |
| K1 | GFC2/IO204PDB3 |
| K2 | IO204NDB3 |
| K3 | IO203NDB3 |
| K4 | IO203PDB3 |
| K5 | VCCIB3 |
| K6 | VCC |
| K7 | GND |
| K8 | GND |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| K9 | GND |
| K10 | GND |
| K11 | VCC |
| K12 | VCCIB1 |
| K13 | IO95NPB1 |
| K14 | IO100NPB1 |
| K15 | IO102NDB1 |
| K16 | IO102PDB1 |
| L1 | IO202NDB3 |
| L2 | IO202PDB3 |
| L3 | IO196PPB3 |
| L4 | IO193PPB3 |
| L5 | VCCIB3 |
| L6 | GND |
| L7 | VCC |
| L8 | VCC |
| L9 | VCC |
| L10 | VCC |
| L11 | GND |
| L12 | VCCIB1 |
| L13 | GDB0/IO112NPB1 |
| L14 | IO106NDB1 |
| L15 | IO106PDB1 |
| L16 | IO107PDB1 |
| M1 | IO197NSB3 |
| M2 | IO196NPB3 |
| M3 | IO193NPB3 |
| M4 | GEC0/IO190NPB3 |
| M5 | VMV3 |
| M6 | VCCIB2 |
| M7 | VCCIB2 |
| M8 | IO147RSB2 |
| M9 | IO136RSB2 |
| M10 | VCCIB2 |
| M11 | VCCIB2 |
| M12 | VMV2 |
| M13 | IO110NDB1 |
| M14 | GDB1/IO112PPB1 |


| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| M15 | GDC1/IO111PDB1 |
| M16 | IO107NDB1 |
| N1 | IO194PSB3 |
| N2 | IO192PPB3 |
| N3 | GEC1/IO190PPB3 |
| N4 | IO192NPB3 |
| N5 | GNDQ |
| N6 | GEA2/IO187RSB2 |
| N7 | IO161RSB2 |
| N8 | IO155RSB2 |
| N9 | IO141RSB2 |
| N10 | IO129RSB2 |
| N11 | IO124RSB2 |
| N12 | GNDQ |
| N13 | IO110PDB1 |
| N14 | VJTAG |
| N15 | GDC0/IO111NDB1 |
| N16 | GDA1/IO113PDB1 |
| P1 | GEB1/IO189PDB3 |
| P2 | GEB0/IO189NDB3 |
| P3 | VMV2 |
| P4 | IO179RSB2 |
| P5 | IO171RSB2 |
| P6 | IO165RSB2 |
| P7 | IO159RSB2 |
| P8 | IO151RSB2 |
| P9 | IO137RSB2 |
| P10 | IO134RSB2 |
| P11 | IO128RSB2 |
| P12 | VMV1 |
| P13 | TCK |
| P14 | VPUMP |
| P15 | TRST |
| P16 | GDA0/IO113NDB1 |
| R1 | GEA1/IO188PDB3 |
| R2 | GEA0/IO188NDB3 |
| R3 | IO184RSB2 |
| R4 | GEC2/IO185RSB2 |

## Microsemi

Package Pin Assignments

| FG256 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| R5 | IO168RSB2 |
| R6 | IO163RSB2 |
| R7 | IO157RSB2 |
| R8 | IO149RSB2 |
| R9 | IO143RSB2 |
| R10 | IO138RSB2 |
| R11 | IO131RSB2 |
| R12 | IO125RSB2 |
| R13 | GDB2/IO115RSB2 |
| R14 | TDI |
| R15 | GNDQ |
| R16 | TDO |
| T1 | GND |
| T2 | IO183RSB2 |
| T3 | GEB2/IO186RSB2 |
| T4 | IO172RSB2 |
| T5 | IO170RSB2 |
| T6 | IO164RSB2 |
| T7 | IO158RSB2 |
| T8 | IO153RSB2 |
| T9 | IO142RSB2 |
| T10 | IO135RSB2 |
| T11 | IO130RSB2 |
| T12 | GDC2/IO116RSB2 |
| T13 | IO120RSB2 |
| T14 | GDA2/IO114RSB2 |
| T15 | TMS |
| T16 | GND |

FG484 - Bottom View
A1 Ball Pad Corner-

0000000000000000000000
○○○○○○○○○○○○○○○○OOOO०० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० 00000000000000000000000 ०००००००००००००००००००००० ०००००००००००००००००००००० ०००००००००००००००००००००० ००००००००००००००००००००००

## Note

For more information on package drawings, see PD3068: Package Mechanical Drawings.

Microsemi.
Package Pin Assignments

| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| A1 | GND | B15 | NC | D7 | GAB0/IO02RSB0 |
| A2 | GND | B16 | NC | D8 | IO16RSB0 |
| A3 | VCCIB0 | B17 | NC | D9 | IO17RSB0 |
| A4 | NC | B18 | NC | D10 | IO22RSB0 |
| A5 | NC | B19 | NC | D11 | IO28RSB0 |
| A6 | IO15RSB0 | B20 | NC | D12 | IO34RSB0 |
| A7 | IO18RSB0 | B21 | VCCIB1 | D13 | IO37RSB0 |
| A8 | NC | B22 | GND | D14 | IO41RSB0 |
| A9 | NC | C1 | VCCIB3 | D15 | IO43RSB0 |
| A10 | IO23RSB0 | C2 | NC | D16 | GBB1/IO57RSB0 |
| A11 | IO29RSB0 | C3 | NC | D17 | GBA0/IO58RSB0 |
| A12 | IO35RSB0 | C4 | NC | D18 | GBA1/IO59RSB0 |
| A13 | IO36RSB0 | C5 | GND | D19 | GND |
| A14 | NC | C6 | NC | D20 | NC |
| A15 | NC | C7 | NC | D21 | NC |
| A16 | IO50RSB0 | C8 | VCC | D22 | NC |
| A17 | IO51RSB0 | C9 | VCC | E1 | NC |
| A18 | NC | C10 | NC | E2 | NC |
| A19 | NC | C11 | NC | E3 | GND |
| A20 | VCCIB0 | C12 | NC | E4 | GAB2/IO154UDB3 |
| A21 | GND | C13 | NC | E5 | GAA2/IO155UDB3 |
| A22 | GND | C14 | VCC | E6 | IO12RSB0 |
| B1 | GND | C15 | VCC | E7 | GAB1/IO03RSB0 |
| B2 | VCCIB3 | C16 | NC | E8 | IO13RSB0 |
| B3 | NC | C17 | NC | E9 | IO14RSB0 |
| B4 | NC | C18 | GND | E10 | IO21RSB0 |
| B5 | NC | C19 | NC | E11 | IO27RSB0 |
| B6 | NC | C20 | NC | E12 | IO32RSB0 |
| B7 | NC | C21 | NC | E13 | IO38RSB0 |
| B8 | NC | C22 | VCCIB1 | E14 | IO42RSB0 |
| B9 | NC | D1 | NC | E15 | GBC1/IO55RSB0 |
| B10 | NC | D2 | NC | E16 | GBB0/IO56RSB0 |
| B11 | NC | D3 | NC | E17 | IO44RSB0 |
| B12 | NC | D4 | GND | E18 | GBA2/IO60PDB1 |
| B13 | NC | D5 | GAA0/IO00RSB0 | E19 | IO60NDB1 |
| B14 | NC | D6 | GAA1/IO01RSB0 | E20 | GND |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| E21 | NC | G13 | IO40RSB0 | J5 | IO149NPB3 |
| E22 | NC | G14 | IO46RSB0 | J6 | IO09RSB0 |
| F1 | NC | G15 | GNDQ | J7 | IO152UDB3 |
| F2 | NC | G16 | IO47RSB0 | J8 | VCCIB3 |
| F3 | NC | G17 | GBB2/IO61PPB1 | J9 | GND |
| F4 | IO154VDB3 | G18 | IO53RSB0 | J10 | VCC |
| F5 | IO155VDB3 | G19 | IO63NDB1 | J11 | VCC |
| F6 | IO11RSB0 | G20 | NC | J12 | VCC |
| F7 | IO07RSB0 | G21 | NC | J13 | VCC |
| F8 | GAC0/IO04RSB0 | G22 | NC | J14 | GND |
| F9 | GAC1/IO05RSB0 | H1 | NC | J15 | VCCIB1 |
| F10 | IO20RSB0 | H2 | NC | J16 | IO62NDB1 |
| F11 | IO24RSB0 | H3 | VCC | J17 | IO49RSB0 |
| F12 | IO33RSB0 | H4 | IO150PDB3 | J18 | IO64PPB1 |
| F13 | IO39RSB0 | H5 | IO08RSB0 | J19 | IO66NDB1 |
| F14 | IO45RSB0 | H6 | IO153VDB3 | J20 | NC |
| F15 | GBC0/IO54RSB0 | H7 | IO152VDB3 | J21 | NC |
| F16 | IO48RSB0 | H8 | VMV0 | J22 | NC |
| F17 | VMV0 | H9 | VCCIB0 | K1 | NC |
| F18 | IO61NPB1 | H10 | VCCIB0 | K2 | NC |
| F19 | IO63PDB1 | H11 | IO25RSB0 | K3 | NC |
| F20 | NC | H12 | IO31RSB0 | K4 | IO148NDB3 |
| F21 | NC | H13 | VCCIB0 | K5 | IO148PDB3 |
| F22 | NC | H14 | VCCIB0 | K6 | IO149PPB3 |
| G1 | NC | H15 | VMV1 | K7 | GFC1/IO147PPB3 |
| G2 | NC | H16 | GBC2/IO62PDB1 | K8 | VCCIB3 |
| G3 | NC | H17 | IO65RSB1 | K9 | VCC |
| G4 | IO151VDB3 | H18 | IO52RSB0 | K10 | GND |
| G5 | IO151UDB3 | H19 | IO66PDB1 | K11 | GND |
| G6 | GAC2/IO153UDB3 | H20 | VCC | K12 | GND |
| G7 | IO06RSB0 | H21 | NC | K13 | GND |
| G8 | GNDQ | H22 | NC | K14 | VCC |
| G9 | IO10RSB0 | J1 | NC | K15 | VCCIB1 |
| G10 | IO19RSB0 | J2 | NC | K16 | GCC1/IO67PPB1 |
| G11 | IO26RSB0 | J3 | NC | K17 | IO64NPB1 |
| G12 | IO30RSB0 | J4 | IO150NDB3 | K18 | IO73PDB1 |

Package Pin Assignments

| FG484 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| K19 | IO73NDB1 |
| K20 | NC |
| K21 | NC |
| K22 | NC |
| L1 | NC |
| L2 | NC |
| L3 | NC |
| L4 | GFB0/IO146NPB3 |
| L5 | GFA0/IO145NDB3 |
| L6 | GFB1/IO146PPB3 |
| L7 | VCOMPLF |
| L8 | GFC0/IO147NPB3 |
| L9 | VCC |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | VCC |
| L15 | GCC0/IO67NPB1 |
| L16 | GCB1/IO68PPB1 |
| L17 | GCA0/IO69NPB1 |
| L18 | NC |
| L19 | GCB0/IO68NPB1 |
| L20 | NC |
| L21 | NC |
| L22 | NC |
| M1 | NC |
| M2 | NC |
| M3 | NC |
| M4 | GFA2/IO144PPB3 |
| M5 | GFA1/IO145PDB3 |
| M6 | VCCPLF |
| M7 | IO143NDB3 |
| M8 | GFB2/IO143PDB3 |
| M9 | VCC |
| M10 | GND |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | VCC |
| M15 | GCB2/IO71PPB1 |
| M16 | GCA1/IO69PPB1 |
| M17 | GCC2/IO72PPB1 |
| M18 | NC |
| M19 | GCA2/IO70PDB1 |
| M20 | NC |
| M21 | NC |
| M22 | NC |
| N1 | NC |
| N2 | NC |
| N3 | NC |
| N4 | GFC2/IO142PDB3 |
| N5 | IO144NPB3 |
| N6 | IO141PPB3 |
| N7 | IO120RSB2 |
| N8 | VCCIB3 |
| N9 | VCC |
| N10 | GND |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | VCC |
| N15 | VCCIB1 |
| N16 | IO71NPB1 |
| N17 | IO74RSB1 |
| N18 | IO72NPB1 |
| N19 | IO70NDB1 |
| N20 | NC |
| N21 | NC |
| N22 | NC |
| P1 | NC |
| P2 | NC |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| P3 | NC |
| P4 | IO142NDB3 |
| P5 | IO141NPB3 |
| P6 | IO125RSB2 |
| P7 | IO139RSB3 |
| P8 | VCCIB3 |
| P9 | GND |
| P10 | VCC |
| P11 | VCC |
| P12 | VCC |
| P13 | VCC |
| P14 | GND |
| P15 | VCCIB1 |
| P16 | GDB0/IO78VPB1 |
| P17 | IO76VDB1 |
| P18 | IO76UDB1 |
| P19 | IO75PDB1 |
| P20 | NC |
| P21 | NC |
| P22 | NC |
| R1 | NC |
| R2 | NC |
| R3 | VCC |
| R4 | IO140PDB3 |
| R5 | IO130RSB2 |
| R6 | IO138NPB3 |
| R7 | GEC0/IO137NPB3 |
| R8 | VMV3 |
| R9 | VCCIB2 |
| R10 | VCCIB2 |
| R11 | IO108RSB2 |
| R12 | IO101RSB2 |
| R13 | VCCIB2 |
| R14 | VCCIB2 |
| R15 | VMV2 |
| R16 | IO83RSB2 |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P400 Function | Pin Number | A3P400 Function | Pin Number | A3P400 Function |
| R17 | GDB1/IO78UPB1 | U9 | IO122RSB2 | W1 | NC |
| R18 | GDC1/IO77UDB1 | U10 | IO115RSB2 | W2 | NC |
| R19 | IO75NDB1 | U11 | IO110RSB2 | W3 | NC |
| R20 | VCC | U12 | IO98RSB2 | W4 | GND |
| R21 | NC | U13 | IO95RSB2 | W5 | IO126RSB2 |
| R22 | NC | U14 | IO88RSB2 | W6 | GEB2/IO133RSB2 |
| T1 | NC | U15 | IO84RSB2 | W7 | IO124RSB2 |
| T2 | NC | U16 | TCK | W8 | IO116RSB2 |
| T3 | NC | U17 | VPUMP | W9 | IO113RSB2 |
| T4 | IO140NDB3 | U18 | TRST | W10 | IO107RSB2 |
| T5 | IO138PPB3 | U19 | GDA0/IO79VDB1 | W11 | IO105RSB2 |
| T6 | GEC1/IO137PPB3 | U20 | NC | W12 | IO102RSB2 |
| T7 | IO131RSB2 | U21 | NC | W13 | IO97RSB2 |
| T8 | GNDQ | U22 | NC | W14 | IO92RSB2 |
| T9 | GEA2/IO134RSB2 | V1 | NC | W15 | GDC2/IO82RSB2 |
| T10 | IO117RSB2 | V2 | NC | W16 | IO86RSB2 |
| T11 | IO111RSB2 | V3 | GND | W17 | GDA2/IO80RSB2 |
| T12 | IO99RSB2 | V4 | GEA1/IO135PDB3 | W18 | TMS |
| T13 | IO94RSB2 | V5 | GEA0/IO135NDB3 | W19 | GND |
| T14 | IO87RSB2 | V6 | IO127RSB2 | W20 | NC |
| T15 | GNDQ | V7 | GEC2/IO132RSB2 | W21 | NC |
| T16 | IO93RSB2 | V8 | IO123RSB2 | W22 | NC |
| T17 | VJTAG | V9 | IO118RSB2 | Y1 | VCCIB3 |
| T18 | GDC0/IO77VDB1 | V10 | IO112RSB2 | Y2 | NC |
| T19 | GDA1/IO79UDB1 | V11 | IO106RSB2 | Y3 | NC |
| T20 | NC | V12 | IO100RSB2 | Y4 | NC |
| T21 | NC | V13 | IO96RSB2 | Y5 | GND |
| T22 | NC | V14 | IO89RSB2 | Y6 | NC |
| U1 | NC | V15 | IO85RSB2 | Y7 | NC |
| U2 | NC | V16 | GDB2/IO81RSB2 | Y8 | VCC |
| U3 | NC | V17 | TDI | Y9 | VCC |
| U4 | GEB1/IO136PDB3 | V18 | NC | Y10 | NC |
| U5 | GEB0/IO136NDB3 | V19 | TDO | Y11 | NC |
| U6 | VMV2 | V20 | GND | Y12 | NC |
| U7 | IO129RSB2 | V21 | NC | Y13 | NC |
| U8 | IO128RSB2 | V22 | NC | Y14 | VCC |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| Y15 | VCC |
| Y16 | NC |
| Y17 | NC |
| Y18 | GND |
| Y19 | NC |
| Y20 | NC |
| Y21 | NC |
| Y22 | VCCIB1 |
| AA1 | GND |
| AA2 | VCCIB3 |
| AA3 | NC |
| AA4 | NC |
| AA5 | NC |
| AA6 | NC |
| AA7 | NC |
| AA8 | NC |
| AA9 | NC |
| AA10 | NC |
| AA11 | NC |
| AA12 | NC |
| AA13 | NC |
| AA14 | NC |
| AA15 | NC |
| AA16 | NC |
| AA17 | NC |
| AA18 | NC |
| AA19 | NC |
| AA20 | NC |
| AA21 | VCCIB1 |
| AA22 | GND |
| AB1 | GND |
| AB2 | GND |
| AB3 | VCCIB2 |
| AB4 | NC |
| AB5 | NC |
| AB6 | IO121RSB2 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P400 Function |
| AB7 | IO119RSB2 |
| AB8 | IO114RSB2 |
| AB9 | IO109RSB2 |
| $A B 10$ | NC |
| $A B 11$ | NC |
| $A B 12$ | IO104RSB2 |
| $A B 13$ | IO103RSB2 |
| $A B 14$ | NC |
| $A B 15$ | NC |
| $A B 16$ | IO91RSB2 |
| $A B 17$ | IO90RSB2 |
| $A B 18$ | NC |
| $A B 19$ | NC |
| $A B 20$ | VCCIB2 |
| $A B 21$ | GND |
| $A B 22$ | GND |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| A1 | GND | B15 | NC | D7 | GAB0/IO02RSB0 |
| A2 | GND | B16 | IO47RSB0 | D8 | IO11RSB0 |
| A3 | VCCIB0 | B17 | IO49RSB0 | D9 | IO16RSB0 |
| A4 | NC | B18 | NC | D10 | IO18RSB0 |
| A5 | NC | B19 | NC | D11 | IO28RSB0 |
| A6 | IO09RSB0 | B20 | NC | D12 | IO34RSB0 |
| A7 | IO15RSB0 | B21 | VCCIB1 | D13 | IO37RSB0 |
| A8 | NC | B22 | GND | D14 | IO41RSB0 |
| A9 | NC | C1 | VCCIB3 | D15 | IO43RSB0 |
| A10 | IO22RSB0 | C2 | NC | D16 | GBB1/IO57RSB0 |
| A11 | IO23RSB0 | C3 | NC | D17 | GBA0/IO58RSB0 |
| A12 | IO29RSB0 | C4 | NC | D18 | GBA1/IO59RSB0 |
| A13 | IO35RSB0 | C5 | GND | D19 | GND |
| A14 | NC | C6 | NC | D20 | NC |
| A15 | NC | C7 | NC | D21 | NC |
| A16 | IO46RSB0 | C8 | VCC | D22 | NC |
| A17 | IO48RSB0 | C9 | VCC | E1 | NC |
| A18 | NC | C10 | NC | E2 | NC |
| A19 | NC | C11 | NC | E3 | GND |
| A20 | VCCIB0 | C12 | NC | E4 | GAB2/IO173PDB3 |
| A21 | GND | C13 | NC | E5 | GAA2/IO174PDB3 |
| A22 | GND | C14 | VCC | E6 | GNDQ |
| B1 | GND | C15 | VCC | E7 | GAB1/IO03RSB0 |
| B2 | VCCIB3 | C16 | NC | E8 | IO13RSB0 |
| B3 | NC | C17 | NC | E9 | IO14RSB0 |
| B4 | NC | C18 | GND | E10 | IO21RSB0 |
| B5 | NC | C19 | NC | E11 | IO27RSB0 |
| B6 | IO08RSB0 | C20 | NC | E12 | IO32RSB0 |
| B7 | IO12RSB0 | C21 | NC | E13 | IO38RSB0 |
| B8 | NC | C22 | VCCIB1 | E14 | IO42RSB0 |
| B9 | NC | D1 | NC | E15 | GBC1/IO55RSB0 |
| B10 | IO17RSB0 | D2 | NC | E16 | GBB0/IO56RSB0 |
| B11 | NC | D3 | NC | E17 | IO52RSB0 |
| B12 | NC | D4 | GND | E18 | GBA2/IO60PDB1 |
| B13 | IO36RSB0 | D5 | GAA0/IO00RSB0 | E19 | IO60NDB1 |
| B14 | NC | D6 | GAA1/IO01RSB0 | E20 | GND |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| E21 | NC | G13 | IO40RSB0 | J5 | IO168NPB3 |
| E22 | NC | G14 | IO45RSB0 | J6 | IO167PPB3 |
| F1 | NC | G15 | GNDQ | J7 | IO169PDB3 |
| F2 | NC | G16 | IO50RSB0 | J8 | VCCIB3 |
| F3 | NC | G17 | GBB2/IO61PPB1 | J9 | GND |
| F4 | IO173NDB3 | G18 | IO53RSB0 | J10 | VCC |
| F5 | IO174NDB3 | G19 | IO63NDB1 | J11 | VCC |
| F6 | VMV3 | G20 | NC | J12 | VCC |
| F7 | IO07RSB0 | G21 | NC | J13 | VCC |
| F8 | GAC0/IO04RSB0 | G22 | NC | J14 | GND |
| F9 | GAC1/IO05RSB0 | H1 | NC | J15 | VCCIB1 |
| F10 | IO20RSB0 | H2 | NC | J16 | IO62NDB1 |
| F11 | IO24RSB0 | H3 | VCC | J17 | IO64NPB1 |
| F12 | IO33RSB0 | H4 | IO166PDB3 | J18 | IO65PPB1 |
| F13 | IO39RSB0 | H5 | IO167NPB3 | J19 | IO66NDB1 |
| F14 | IO44RSB0 | H6 | IO172NDB3 | J20 | NC |
| F15 | GBC0/IO54RSB0 | H7 | IO169NDB3 | J21 | IO68PDB1 |
| F16 | IO51RSB0 | H8 | VMV0 | J22 | IO68NDB1 |
| F17 | VMV0 | H9 | VCCIB0 | K1 | IO157PDB3 |
| F18 | IO61NPB1 | H10 | VCCIB0 | K2 | IO157NDB3 |
| F19 | IO63PDB1 | H11 | IO25RSB0 | K3 | NC |
| F20 | NC | H12 | IO31RSB0 | K4 | IO165NDB3 |
| F21 | NC | H13 | VCCIB0 | K5 | IO165PDB3 |
| F22 | NC | H14 | VCCIB0 | K6 | IO168PPB3 |
| G1 | IO170NDB3 | H15 | VMV1 | K7 | GFC1/IO164PPB3 |
| G2 | IO170PDB3 | H16 | GBC2/IO62PDB1 | K8 | VCCIB3 |
| G3 | NC | H17 | IO67PPB1 | K9 | VCC |
| G4 | IO171NDB3 | H18 | IO64PPB1 | K10 | GND |
| G5 | IO171PDB3 | H19 | IO66PDB1 | K11 | GND |
| G6 | GAC2/IO172PDB3 | H20 | VCC | K12 | GND |
| G7 | IO06RSB0 | H21 | NC | K13 | GND |
| G8 | GNDQ | H22 | NC | K14 | VCC |
| G9 | IO10RSB0 | J1 | NC | K15 | VCCIB1 |
| G10 | IO19RSB0 | J2 | NC | K16 | GCC1/IO69PPB1 |
| G11 | IO26RSB0 | J3 | NC | K17 | IO65NPB1 |
| G12 | IO30RSB0 | J4 | IO166NDB3 | K18 | IO75PDB1 |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| K19 | IO75NDB1 | M11 | GND | P3 | IO153NDB3 |
| K20 | NC | M12 | GND | P4 | IO159NDB3 |
| K21 | IO76NDB1 | M13 | GND | P5 | IO156NPB3 |
| K22 | IO76PDB1 | M14 | VCC | P6 | IO151PPB3 |
| L1 | NC | M15 | GCB2/IO73PPB1 | P7 | IO158PPB3 |
| L2 | IO155PDB3 | M16 | GCA1/IO71PPB1 | P8 | VCCIB3 |
| L3 | NC | M17 | GCC2/IO74PPB1 | P9 | GND |
| L4 | GFB0/IO163NPB3 | M18 | IO80PPB1 | P10 | VCC |
| L5 | GFA0/IO162NDB3 | M19 | GCA2/IO72PDB1 | P11 | VCC |
| L6 | GFB1/IO163PPB3 | M20 | 1079PPB1 | P12 | VCC |
| L7 | VCOMPLF | M21 | 1078 PPB1 | P13 | VCC |
| L8 | GFC0/IO164NPB3 | M22 | NC | P14 | GND |
| L9 | VCC | N1 | IO154NDB3 | P15 | VCCIB1 |
| L10 | GND | N2 | IO154PDB3 | P16 | GDB0/IO87NPB1 |
| L11 | GND | N3 | NC | P17 | IO85NDB1 |
| L12 | GND | N4 | GFC2/IO159PDB3 | P18 | IO85PDB1 |
| L13 | GND | N5 | IO161NPB3 | P19 | IO84PDB1 |
| L14 | VCC | N6 | IO156PPB3 | P20 | NC |
| L15 | GCC0/IO69NPB1 | N7 | IO129RSB2 | P21 | IO81PDB1 |
| L16 | GCB1/IO70PPB1 | N8 | VCCIB3 | P22 | NC |
| L17 | GCA0/IO71NPB1 | N9 | VCC | R1 | NC |
| L18 | IO67NPB1 | N10 | GND | R2 | NC |
| L19 | GCB0/IO70NPB1 | N11 | GND | R3 | VCC |
| L20 | IO77PDB1 | N12 | GND | R4 | IO150PDB3 |
| L21 | 1077NDB1 | N13 | GND | R5 | IO151NPB3 |
| L22 | IO78NPB1 | N14 | VCC | R6 | IO147NPB3 |
| M1 | NC | N15 | VCCIB1 | R7 | GEC0/IO146NPB3 |
| M2 | IO155NDB3 | N16 | 1073 NPB1 | R8 | VmV3 |
| M3 | 10158NPB3 | N17 | IO80NPB1 | R9 | VCCIB2 |
| M4 | GFA2/IO161PPB3 | N18 | 1074 NPB 1 | R10 | VCCIB2 |
| M5 | GFA1/IO162PDB3 | N19 | IO72NDB1 | R11 | IO117RSB2 |
| M6 | VCCPLF | N20 | NC | R12 | IO110RSB2 |
| M7 | IO160NDB3 | N21 | 1079 NPB 1 | R13 | VCCIB2 |
| M8 | GFB2/IO160PDB3 | N22 | NC | R14 | VCCIB2 |
| M9 | VCC | P1 | NC | R15 | VMV2 |
| M10 | GND | P2 | IO153PDB3 | R16 | IO94RSB2 |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P600 Function | Pin Number | A3P600 Function | Pin Number | A3P600 Function |
| R17 | GDB1/IO87PPB1 | U9 | IO131RSB2 | W1 | NC |
| R18 | GDC1/IO86PDB1 | U10 | IO124RSB2 | W2 | IO148PDB3 |
| R19 | IO84NDB1 | U11 | IO119RSB2 | W3 | NC |
| R20 | VCC | U12 | IO107RSB2 | W4 | GND |
| R21 | IO81NDB1 | U13 | IO104RSB2 | W5 | IO137RSB2 |
| R22 | IO82PDB1 | U14 | IO97RSB2 | W6 | GEB2/IO142RSB2 |
| T1 | IO152PDB3 | U15 | VMV1 | W7 | IO134RSB2 |
| T2 | IO152NDB3 | U16 | TCK | W8 | IO125RSB2 |
| T3 | NC | U17 | VPUMP | W9 | IO123RSB2 |
| T4 | IO150NDB3 | U18 | TRST | W10 | IO118RSB2 |
| T5 | IO147PPB3 | U19 | GDA0/IO88NDB1 | W11 | IO115RSB2 |
| T6 | GEC1/IO146PPB3 | U20 | NC | W12 | IO111RSB2 |
| T7 | IO140RSB2 | U21 | IO83NDB1 | W13 | IO106RSB2 |
| T8 | GNDQ | U22 | NC | W14 | IO102RSB2 |
| T9 | GEA2/IO143RSB2 | V1 | NC | W15 | GDC2/IO91RSB2 |
| T10 | IO126RSB2 | V2 | NC | W16 | IO93RSB2 |
| T11 | IO120RSB2 | V3 | GND | W17 | GDA2/IO89RSB2 |
| T12 | IO108RSB2 | V4 | GEA1/IO144PDB3 | W18 | TMS |
| T13 | IO103RSB2 | V5 | GEA0/IO144NDB3 | W19 | GND |
| T14 | IO99RSB2 | V6 | IO139RSB2 | W20 | NC |
| T15 | GNDQ | V7 | GEC2/IO141RSB2 | W21 | NC |
| T16 | IO92RSB2 | V8 | IO132RSB2 | W22 | NC |
| T17 | VJTAG | V9 | IO127RSB2 | Y1 | VCCIB3 |
| T18 | GDC0/IO86NDB1 | V10 | IO121RSB2 | Y2 | IO148NDB3 |
| T19 | GDA1/IO88PDB1 | V11 | IO114RSB2 | Y3 | NC |
| T20 | NC | V12 | IO109RSB2 | Y4 | NC |
| T21 | IO83PDB1 | V13 | IO105RSB2 | Y5 | GND |
| T22 | IO82NDB1 | V14 | IO98RSB2 | Y6 | NC |
| U1 | IO149PDB3 | V15 | IO96RSB2 | Y7 | NC |
| U2 | IO149NDB3 | V16 | GDB2/IO90RSB2 | Y8 | VCC |
| U3 | NC | V17 | TDI | Y9 | VCC |
| U4 | GEB1/IO145PDB3 | V18 | GNDQ | Y10 | NC |
| U5 | GEB0/IO145NDB3 | V19 | TDO | Y11 | NC |
| U6 | VMV2 | V20 | GND | Y12 | NC |
| U7 | IO138RSB2 | V21 | NC | Y13 | NC |
| U8 | IO136RSB2 | V22 | NC | Y14 | VCC |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P600 Function |
| Y15 | VCC |
| Y16 | NC |
| Y17 | NC |
| Y18 | GND |
| Y19 | NC |
| Y20 | NC |
| Y21 | NC |
| Y22 | VCCIB1 |
| AA1 | GND |
| AA2 | VCCIB3 |
| AA3 | NC |
| AA4 | NC |
| AA5 | NC |
| AA6 | IO135RSB2 |
| AA7 | IO133RSB2 |
| AA8 | NC |
| AA9 | NC |
| AA10 | NC |
| AA11 | NC |
| AA12 | NC |
| AA13 | NC |
| AA14 | NC |
| AA15 | NC |
| AA16 | IO101RSB2 |
| AA17 | NC |
| AA18 | NC |
| AA19 | NC |
| AA20 | NC |
| AA21 | VCCIB1 |
| AA22 | GND |
| AB1 | GND |
| AB2 | GND |
| AB3 | VCCIB2 |
| AB4 | NC |
| AB5 | NC |
| AB6 | IO130RSB2 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P600 Function |
| AB7 | IO128RSB2 |
| AB8 | IO122RSB2 |
| AB9 | IO116RSB2 |
| AB10 | NC |
| AB11 | NC |
| AB12 | IO113RSB2 |
| AB13 | IO112RSB2 |
| AB14 | NC |
| AB15 | NC |
| AB16 | IO100RSB2 |
| AB17 | IO95RSB2 |
| AB18 | NC |
| AB19 | NC |
| AB20 | VCCIB2 |
| AB21 | GND |
| AB22 | GND |

Microsemi.
Package Pin Assignments

| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P1000 Function | Pin Number | A3P1000 Function | Pin Number | A3P1000 Function |
| A1 | GND | B15 | IO63RSB0 | D7 | GAB0/IO02RSB0 |
| A2 | GND | B16 | IO66RSB0 | D8 | IO16RSB0 |
| A3 | VCCIB0 | B17 | IO68RSB0 | D9 | IO22RSB0 |
| A4 | IO07RSB0 | B18 | IO70RSB0 | D10 | IO28RSB0 |
| A5 | IO09RSB0 | B19 | NC | D11 | IO35RSB0 |
| A6 | IO13RSB0 | B20 | NC | D12 | IO45RSB0 |
| A7 | IO18RSB0 | B21 | VCCIB1 | D13 | IO50RSB0 |
| A8 | IO20RSB0 | B22 | GND | D14 | IO55RSB0 |
| A9 | IO26RSB0 | C1 | VCCIB3 | D15 | IO61RSB0 |
| A10 | IO32RSB0 | C2 | IO220PDB3 | D16 | GBB1/IO75RSB0 |
| A11 | IO40RSB0 | C3 | NC | D17 | GBA0/IO76RSB0 |
| A12 | IO41RSB0 | C4 | NC | D18 | GBA1/IO77RSB0 |
| A13 | IO53RSB0 | C5 | GND | D19 | GND |
| A14 | IO59RSB0 | C6 | IO10RSB0 | D20 | NC |
| A15 | IO64RSB0 | C7 | IO14RSB0 | D21 | NC |
| A16 | IO65RSB0 | C8 | VCC | D22 | NC |
| A17 | IO67RSB0 | C9 | VCC | E1 | IO219NDB3 |
| A18 | IO69RSB0 | C10 | IO30RSB0 | E2 | NC |
| A19 | NC | C11 | IO37RSB0 | E3 | GND |
| A20 | VCCIB0 | C12 | IO43RSB0 | E4 | GAB2/IO224PDB3 |
| A21 | GND | C13 | NC | E5 | GAA2/IO225PDB3 |
| A22 | GND | C14 | VCC | E6 | GNDQ |
| B1 | GND | C15 | VCC | E7 | GAB1/IO03RSB0 |
| B2 | VCCIB3 | C16 | NC | E8 | IO17RSB0 |
| B3 | NC | C17 | NC | E9 | IO21RSB0 |
| B4 | IO06RSB0 | C18 | GND | E10 | IO27RSB0 |
| B5 | IO08RSB0 | C19 | NC | E11 | IO34RSB0 |
| B6 | IO12RSB0 | C20 | NC | E12 | IO44RSB0 |
| B7 | IO15RSB0 | C21 | NC | E13 | IO51RSB0 |
| B8 | IO19RSB0 | C22 | VCCIB1 | E14 | IO57RSB0 |
| B9 | IO24RSB0 | D1 | IO219PDB3 | E15 | GBC1/IO73RSB0 |
| B10 | IO31RSB0 | D2 | IO220NDB3 | E16 | GBB0/IO74RSB0 |
| B11 | IO39RSB0 | D3 | NC | E17 | IO71RSB0 |
| B12 | IO48RSB0 | D4 | GND | E18 | GBA2/IO78PDB1 |
| B13 | IO54RSB0 | D5 | GAA0/IO00RSB0 | E19 | IO81PDB1 |
| B14 | IO58RSB0 | D6 | GAA1/IO01RSB0 | E20 | GND |


| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P1000 Function | Pin Number | A3P1000 Function | Pin Number | A3P1000 Function |
| E21 | NC | G13 | IO52RSB0 | J5 | IO218NDB3 |
| E22 | IO84PDB1 | G14 | IO60RSB0 | J6 | IO216PDB3 |
| F1 | NC | G15 | GNDQ | J7 | IO216NDB3 |
| F2 | IO215PDB3 | G16 | IO80NDB1 | J8 | VCCIB3 |
| F3 | IO215NDB3 | G17 | GBB2/IO79PDB1 | J9 | GND |
| F4 | IO224NDB3 | G18 | IO79NDB1 | J10 | VCC |
| F5 | IO225NDB3 | G19 | IO82NPB1 | J11 | VCC |
| F6 | VMV3 | G20 | IO85PDB1 | J12 | VCC |
| F7 | IO11RSB0 | G21 | IO85NDB1 | J13 | VCC |
| F8 | GAC0/IO04RSB0 | G22 | NC | J14 | GND |
| F9 | GAC1/IO05RSB0 | H1 | NC | J15 | VCCIB1 |
| F10 | IO25RSB0 | H2 | NC | J16 | IO83NPB1 |
| F11 | IO36RSB0 | H3 | VCC | J17 | IO86NPB1 |
| F12 | IO42RSB0 | H4 | IO217PDB3 | J18 | IO90PPB1 |
| F13 | IO49RSB0 | H5 | IO218PDB3 | J19 | IO87NDB1 |
| F14 | IO56RSB0 | H6 | IO221NDB3 | J20 | NC |
| F15 | GBC0/IO72RSB0 | H7 | IO221PDB3 | J21 | IO89PDB1 |
| F16 | IO62RSB0 | H8 | VMV0 | J22 | IO89NDB1 |
| F17 | VMV0 | H9 | VCCIB0 | K1 | IO211PDB3 |
| F18 | IO78NDB1 | H10 | VCCIB0 | K2 | IO211NDB3 |
| F19 | IO81NDB1 | H11 | IO38RSB0 | K3 | NC |
| F20 | IO82PPB1 | H12 | IO47RSB0 | K4 | IO210PPB3 |
| F21 | NC | H13 | VCCIB0 | K5 | IO213NDB3 |
| F22 | IO84NDB1 | H14 | VCCIB0 | K6 | IO213PDB3 |
| G1 | IO214NDB3 | H15 | VMV1 | K7 | GFC1/IO209PPB3 |
| G2 | IO214PDB3 | H16 | GBC2/IO80PDB1 | K8 | VCCIB3 |
| G3 | NC | H17 | IO83PPB1 | K9 | VCC |
| G4 | IO222NDB3 | H18 | IO86PPB1 | K10 | GND |
| G5 | IO222PDB3 | H19 | IO87PDB1 | K11 | GND |
| G6 | GAC2/IO223PDB3 | H20 | VCC | K12 | GND |
| G7 | IO223NDB3 | H21 | NC | K13 | GND |
| G8 | GNDQ | H22 | NC | K14 | VCC |
| G9 | IO23RSB0 | J1 | IO212NDB3 | K15 | VCCIB1 |
| G10 | IO29RSB0 | J2 | IO212PDB3 | K16 | GCC1/IO91PPB1 |
| G11 | IO33RSB0 | J3 | NC | K17 | IO90NPB1 |
| G12 | IO46RSB0 | J4 | IO217NDB3 | K18 | IO88PDB1 |

Package Pin Assignments

| FG484 |  | FG484 |  | FG484 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Number | A3P1000 Function | Pin Number | A3P1000 Function | Pin Number | A3P1000 Function |
| K19 | IO88NDB1 | M11 | GND | P3 | IO199NDB3 |
| K20 | IO94NPB1 | M12 | GND | P4 | IO202NDB3 |
| K21 | IO98NDB1 | M13 | GND | P5 | IO202PDB3 |
| K22 | IO98PDB1 | M14 | VCC | P6 | IO196PPB3 |
| L1 | NC | M15 | GCB2/IO95PPB1 | P7 | IO193PPB3 |
| L2 | IO200PDB3 | M16 | GCA1/IO93PPB1 | P8 | VCCIB3 |
| L3 | IO210NPB3 | M17 | GCC2/IO96PPB1 | P9 | GND |
| L4 | GFB0/IO208NPB3 | M18 | IO100PPB1 | P10 | VCC |
| L5 | GFA0/IO207NDB3 | M19 | GCA2/IO94PPB1 | P11 | VCC |
| L6 | GFB1/IO208PPB3 | M20 | IO101PPB1 | P12 | VCC |
| L7 | VCOMPLF | M21 | IO99PPB1 | P13 | VCC |
| L8 | GFC0/IO209NPB3 | M22 | NC | P14 | GND |
| L9 | VCC | N1 | IO201NDB3 | P15 | VCCIB1 |
| L10 | GND | N2 | IO201PDB3 | P16 | GDB0/IO112NPB1 |
| L11 | GND | N3 | NC | P17 | IO106NDB1 |
| L12 | GND | N4 | GFC2/IO204PDB3 | P18 | IO106PDB1 |
| L13 | GND | N5 | IO204NDB3 | P19 | IO107PDB1 |
| L14 | VCC | N6 | IO203NDB3 | P20 | NC |
| L15 | GCC0/IO91NPB1 | N7 | IO203PDB3 | P21 | IO104PDB1 |
| L16 | GCB1/IO92PPB1 | N8 | VCCIB3 | P22 | IO103NDB1 |
| L17 | GCA0/IO93NPB1 | N9 | VCC | R1 | NC |
| L18 | IO96NPB1 | N10 | GND | R2 | IO197PPB3 |
| L19 | GCB0/IO92NPB1 | N11 | GND | R3 | VCC |
| L20 | IO97PDB1 | N12 | GND | R4 | IO197NPB3 |
| L21 | IO97NDB1 | N13 | GND | R5 | IO196NPB3 |
| L22 | IO99NPB1 | N14 | VCC | R6 | IO193NPB3 |
| M1 | NC | N15 | VCCIB1 | R7 | GEC0/IO190NPB3 |
| M2 | IO200NDB3 | N16 | IO95NPB1 | R8 | VMV3 |
| M3 | IO206NDB3 | N17 | IO100NPB1 | R9 | VCCIB2 |
| M4 | GFA2/IO206PDB3 | N18 | IO102NDB1 | R10 | VCCIB2 |
| M5 | GFA1/IO207PDB3 | N19 | IO102PDB1 | R11 | IO147RSB2 |
| M6 | VCCPLF | N20 | NC | R12 | IO136RSB2 |
| M7 | IO205NDB3 | N21 | IO101NPB1 | R13 | VCCIB2 |
| M8 | GFB2/IO205PDB3 | N22 | IO103PDB1 | R14 | VCCIB2 |
| M9 | VCC | P1 | NC | R15 | VMV2 |
| M10 | GND | P2 | IO199PDB3 | R16 | IO110NDB1 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| R17 | GDB1/IO112PPB1 |
| R18 | GDC1/IO111PDB1 |
| R19 | IO107NDB1 |
| R20 | VCC |
| R21 | IO104NDB1 |
| R22 | IO105PDB1 |
| T1 | IO198PDB3 |
| T2 | IO198NDB3 |
| T3 | NC |
| T4 | IO194PPB3 |
| T5 | IO192PPB3 |
| T6 | GEC1/IO190PPB3 |
| T7 | IO192NPB3 |
| T8 | GNDQ |
| T9 | GEA2/IO187RSB2 |
| T10 | IO161RSB2 |
| T11 | IO155RSB2 |
| T12 | IO141RSB2 |
| T13 | IO129RSB2 |
| T14 | IO124RSB2 |
| T15 | GNDQ |
| T16 | IO110PDB1 |
| T17 | VJTAG |
| T18 | GDC0/IO111NDB1 |
| T19 | GDA1/IO113PDB1 |
| T20 | NC |
| T21 | IO108PDB1 |
| T22 | IO105NDB1 |
| U1 | IO195PDB3 |
| U2 | IO195NDB3 |
| U3 | IO194NPB3 |
| U4 | GEB1/IO189PDB3 |
| U5 | GEB0/IO189NDB3 |
| U6 | VMV2 |
| U7 | IO179RSB2 |
| U8 | IO171RSB2 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| U9 | IO165RSB2 |
| U10 | IO159RSB2 |
| U11 | IO151RSB2 |
| U12 | IO137RSB2 |
| U13 | IO134RSB2 |
| U14 | IO128RSB2 |
| U15 | VMV1 |
| U16 | TCK |
| U17 | VPUMP |
| U18 | TRST |
| U19 | GDA0/IO113NDB1 |
| U20 | NC |
| U21 | IO108NDB1 |
| U22 | IO109PDB1 |
| V1 | NC |
| V2 | NC |
| V3 | GND |
| V4 | GEA1/IO188PDB3 |
| V5 | GEA0/IO188NDB3 |
| V6 | IO184RSB2 |
| V7 | GEC2/IO185RSB2 |
| V8 | IO168RSB2 |
| V9 | IO163RSB2 |
| V10 | IO157RSB2 |
| V11 | IO149RSB2 |
| V12 | IO143RSB2 |
| V13 | IO138RSB2 |
| V14 | IO131RSB2 |
| V15 | IO125RSB2 |
| V16 | GDB2/IO115RSB2 |
| V17 | TDI |
| V18 | GNDQ |
| V19 | TDO |
| V20 | GND |
| V21 | NC |
| V22 | IO109NDB1 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| W1 | NC |
| W2 | IO191PDB3 |
| W3 | NC |
| W4 | GND |
| W5 | IO183RSB2 |
| W6 | GEB2/IO186RSB2 |
| W7 | IO172RSB2 |
| W8 | IO170RSB2 |
| W9 | IO164RSB2 |
| W10 | IO158RSB2 |
| W11 | IO153RSB2 |
| W12 | IO142RSB2 |
| W13 | IO135RSB2 |
| W14 | IO130RSB2 |
| W15 | GDC2/IO116RSB2 |
| W16 | IO120RSB2 |
| W17 | GDA2/IO114RSB2 |
| W18 | TMS |
| W19 | GND |
| W20 | NC |
| W21 | NC |
| W22 | NC |
| Y1 | VCCIB3 |
| Y2 | IO191NDB3 |
| Y3 | NC |
| Y4 | IO182RSB2 |
| Y5 | GND |
| Y6 | IO177RSB2 |
| Y7 | IO174RSB2 |
| Y8 | VCC |
| Y9 | VCC |
| Y10 | IO154RSB2 |
| Y11 | IO148RSB2 |
| Y12 | IO140RSB2 |
| Y13 | NC |
| Y14 | VCC |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| Y15 | VCC |
| Y16 | NC |
| Y17 | NC |
| Y18 | GND |
| Y19 | NC |
| Y20 | NC |
| Y21 | NC |
| Y22 | VCCIB1 |
| AA1 | GND |
| AA2 | VCCIB3 |
| AA3 | NC |
| AA4 | IO181RSB2 |
| AA5 | IO178RSB2 |
| AA6 | IO175RSB2 |
| AA7 | IO169RSB2 |
| AA8 | IO166RSB2 |
| AA9 | IO160RSB2 |
| AA10 | IO152RSB2 |
| AA11 | IO146RSB2 |
| AA12 | IO139RSB2 |
| AA13 | IO133RSB2 |
| AA14 | NC |
| AA15 | NC |
| AA16 | IO122RSB2 |
| AA17 | IO119RSB2 |
| AA18 | IO117RSB2 |
| AA19 | NC |
| AA20 | NC |
| AA21 | VCCIB1 |
| AA22 | GND |
| AB1 | GND |
| AB2 | GND |
| AB3 | VCCIB2 |
| AB4 | IO180RSB2 |
| AB5 | IO176RSB2 |
| AB6 | IO173RSB2 |


| FG484 |  |
| :---: | :---: |
| Pin Number | A3P1000 Function |
| AB7 | IO167RSB2 |
| AB8 | IO162RSB2 |
| AB9 | IO156RSB2 |
| AB10 | IO150RSB2 |
| AB11 | IO145RSB2 |
| AB12 | IO144RSB2 |
| AB13 | IO132RSB2 |
| AB14 | IO127RSB2 |
| AB15 | IO126RSB2 |
| AB16 | IO123RSB2 |
| AB17 | IO121RSB2 |
| AB18 | IO118RSB2 |
| AB19 | NC |
| AB20 | VCCIB2 |
| AB21 | GND |
| AB22 | GND |

## 5 - Datasheet Information

## List of Changes

The following table lists critical changes that were made in each version of the ProASIC3 datasheet.

| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 18 (March 2016) | Updated 3.3 V DC supply voltage's maximum Commercial and Industrial values from 3.3 V to 3.6 V in Table 2-2 (SAR 72693). | 2-2 |
|  | Added reference of Package Mechanical Drawings document in all package pin assignment notes (76833). | NA |
| Revision 17 (June 2015) | Removed PQFP embedded heat spreader info. from Table 2-5 (SAR 52320). | 2-6 |
|  | Updated "VCCIBx I/O Supply Voltage" (SAR 43323). | 3-1 |
| Revision 16 (December 2014) | Updated "ProASIC3 Ordering Information". Interchanged the positions of Y- Security Feature and I- Application (Temperature Range) (SAR 61079). <br> Added Note "Only devices with package size greater than or equal to $5 \times 5$ are supported". | 1-IV |
|  | Updated Table Note (2) in Table 2-3 • Flash Programming Limits - Retention, Storage and Operating Temperature so that the Table Note is not applicable for Maximum Storage Temperature $\mathrm{T}_{\text {STG }}$ (SAR 54297). | 2-3 |
|  | Added values for Drive strength 2 mA in Table 2-41•3.3 V LVTTL / 3.3 V LVCMOS High Slew, Table 2-42 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew, Table 2-43 • 3.3 V LVTTL / 3.3 V LVCMOS High Slew, and Table 2-44•3.3 V LVTTL / 3.3 V LVCMOS Low Slew (SAR 57184). | $\begin{aligned} & 2-34,2-35, \\ & 2-36,2-37 \end{aligned}$ |
|  | Added Figure 2-1 • High-Temperature Data Retention (HTR) (SAR 45466). | 2-3 |
|  | Updates made to maintain the style and consistency of the document. | NA |
| Revision 15 (July 2014) | Added corner pad table note (3) to "QN132 - Bottom View" (SAR 47442). | 4-6 |
|  | Ambient temperature removed in Table 2-2, table notes and "ProASIC3 Ordering Information" figure were modified (SAR 48343). | $\begin{aligned} & \hline 2-2 \\ & 1-\mathrm{IV} \end{aligned}$ |
|  | Other updates were made to maintain the style and consistency of the datasheet. | NA |
| Revision 14 <br> (April 2014) | Note added for the discontinuance of QN132 package to the following tables and section: "ProASIC3 Devices", "I/Os Per Package 1", "ProASIC3 FPGAs Package Sizes Dimensions" and "QN132 - Bottom View" section (SAR 55118). | I, III, 4-6 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 13 (January 2013) | The "ProASIC3 Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43104). | 1-IV |
|  | Added a note to Table 2-2 • Recommended Operating Conditions 1 (SAR 43644): The programming temperature range supported is $T_{\text {ambient }}=0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. | 2-2 |
|  | The note in Table 2-115 • ProASIC3 CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42569). | 2-90 |
|  | Libero Integrated Design Environment (IDE) was changed to Libero System-onChip (SoC) throughout the document (SAR 40284). <br> Live at Power-Up (LAPU) has been replaced with 'Instant On'. | NA |
| Revision 12 <br> (September 2012) | The Security section was modified to clarify that Microsemi does not support read-back of programmed data. | 1-1 |
|  | Added a Note stating "VMV pins must be connected to the corresponding VCCI pins. See the "VMVx I/O Supply Voltage (quiet)" section on page 3-1 for further information" to Table 2-1 • Absolute Maximum Ratings and Table 2-2 • Recommended Operating Conditions 1 (SAR 38321). | $\begin{aligned} & 2-1 \\ & 2-2 \end{aligned}$ |
|  | Table 2-35 • Duration of Short Circuit Event Before Failure was revised to change the maximum temperature from $110^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$, with an example of six months instead of three months (SAR 37933). | 2-31 |
|  | In Table 2-93 • Minimum and Maximum DC Input and Output Levels, VIL and VIH were revised so that the maximum is 3.6 V for all listed values of VCCI (SAR 28549). | 2-68 |
|  | Figure 2-37 • FIFO Read and Figure 2-38 • FIFO Write are new (SAR 28371). | 2-99 |
|  | The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions" chapter: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38321). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement. | 3-1 |


| Revision | Changes | Page |
| :--- | :--- | :---: |
| Revision 11 <br> (March 2012) | Note indicating that A3P015 is not recommended for new designs has been <br> added. The "Devices Not Recommended For New Designs" section is new <br> (SAR 36760). | I to IV |
|  | The following sentence was removed from the Advanced Architecture section: <br> "In addition, extensive on-chip programming circuitry allows for rapid, single- <br> voltage (3.3V) programming of IGLOO devices via an IEEE 1532 JTAG <br> interface" (SAR 34687). | NA |
|  | The reference to guidelines for global spines and VersaTile rows, given in the <br> "Global Clock Contribution—PCLOCK" section, was corrected to the "Spine <br> Architecture" section of the Global Resources chapter in the ProASIC3 FPGA <br> Fabric User's Guide (SAR 34734). | $2-12$ |
|  | Figure 2-4 • Input Buffer Timing Model and Delays (Example) has been modified <br> for the DIN waveform; the Rise and Fall time label has been changed to tDIN <br> (35430). | $2-16$ |
|  | The AC Loading figures in the "Single-Ended I/O Characteristics" section were <br> updated to match tables in the "Summary of I/O Timing Characteristics - Default <br> I/O Software Settings" section (SAR 34883). | $2-32$ |
|  | Added values for minimum pulse width and removed the FRMAX row from <br> Table 2-107 through Table 2-114 in the "Global Tree Timing Characteristics" <br> section. Use the software to determine the FRMAX for the device you are using <br> (SARs 37279, 29269). | $2-85$ |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 10 <br> (September 2011) | The "In-System Programming (ISP) and Security" section and Security section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865). | 1 |
|  | The value of $34 \mathrm{I} / \mathrm{Os}$ for the QN48 package in A3P030 was added to the "I/Os Per Package 1" section (SAR 33907). | III |
|  | The Y security option and Licensed DPA Logo were added to the "ProASIC3 Ordering Information" section. The trademarked Licensed DPA Logo identifies that a product is covered by a DPA counter-measures license from Cryptography Research (SAR 32151). | IV |
|  | The "Specifying I/O States During Programming" section is new (SAR 21281). | 1-7 |
|  | In Table 2-2 • Recommended Operating Conditions 1, VPUMP programming voltage in programming mode was changed from " 3.0 to 3.6 " to " 3.15 to 3.45 " (SAR 30666). It was corrected in v2.0 of this datasheet in April 2007 but inadvertently changed back to " 3.0 to 3.6 V " in v1.4 in August 2009. The following changes were made to Table 2-2 • Recommended Operating Conditions 1: <br> VCCPLL analog power supply (PLL) was changed from "1.4 to 1.6 " to "1.425 to 1.575" (SAR 33850). <br> For VCCI and VMV, values for 3.3 V DC and 3.3 V DC Wide Range were corrected. The correct value for 3.3 V DC is " 3.0 to 3.6 V " and the correct value for 3.3 V Wide Range is " 2.7 to 3.6 " (SAR 33848). | 2-2 |
|  | Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings was update to restore values to the correct columns. Previously the Slew Rate column was missing and data were aligned incorrectly (SAR 34034). | 2-24 |
|  | The notes regarding drive strength in the "Summary of I/O Timing Characteristics - Default I/O Software Settings" section and "3.3 V LVCMOS Wide Range" section tables were revised for clarification. They now state that the minimum drive strength for the default software configuration when run in wide range is $\pm 100 \mu \mathrm{~A}$. The drive strength displayed in software is supported in normal range only. For a detailed I/V curve, refer to the IBIS models (SAR 25700). | 2-22, 2-39 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 10 (continued) | "TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 • I/O Output Buffer Maximum Resistances1 through Table 2-30 • I/O Output Buffer Maximum Resistances 1 was replaced by "Same as regular 3.3 V" (SAR 33852). | 2-26 to 2-28 |
|  | The equations in the notes for Table 2-31 • I/O Weak Pull-Up/Pull-Down Resistances were corrected (SAR 32470). | 2-28 |
|  | "TBD" for 3.3 V LVCMOS Wide Range in Table 2-32 • I/O Short Currents IOSH/IOSL through Table 2-34 • I/O Short Currents IOSH/IOSL was replaced by "Same as regular 3.3 V LVCMOS" (SAR 33852). | 2-29 to 2-31 |
|  | In the "3.3 V LVCMOS Wide Range" section, values were added to Table 2-47 through Table 2-49 for IOSL and IOSH, replacing "TBD" (SAR 33852). | 2-39 to 2-40 |
|  | The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5 V-tolerant input buffer and push-pull output buffer." | 2-47 |
|  | The table notes were revised for Table 2-90•LVDS Minimum and Maximum DC Input and Output Levels (SAR 33859). | 2-66 |
|  | Values were added for $F_{\text {DDRIMAX }}$ and $F_{\text {DDOMAX }}$ in Table 2-102 • Input DDR Propagation Delays and Table 2-104 • Output DDR Propagation Delays (SAR 23919). | 2-78, 2-80 |
|  | Table 2-115 • ProASIC3 CCC/PLL Specification was updated. A note was added to indicate that when the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay increments are available (SAR 25705). | 2-90 |
|  | The following figures were deleted (SAR 29991). Reference was made to a new application note, Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based cSoCs and FPGAs, which covers these cases in detail (SAR 21770). <br> Figure 2-34 • Write Access after Write onto Same Address <br> Figure 2-35•Read Access after Write onto Same Address <br> Figure 2-35 • Read Access after Write onto Same Address <br> The port names in the SRAM "Timing Waveforms", SRAM "Timing Characteristics" tables, Figure 2-39 • FIFO Reset, and the FIFO "Timing Characteristics" tables were revised to ensure consistency with the software names (SARs 29991, 30510). | $\begin{gathered} 2-92 \\ 2-94 \\ 2-992-102 \end{gathered}$ |
|  | The "Pin Descriptions" chapter has been added (SAR 21642). | 3-1 |
|  | Package names used in the "Package Pin Assignments" section were revised to match standards given in Package Mechanical Drawings (SAR 27395). | 4-1 |
| July 2010 | The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "ProASIC3 Device Status" table on page IV indicates the status for each device in the device family. | N/A |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 9 (Oct 2009) <br> Product Brief v1.3 | The CS121 package was added to table under "Features and Benefits" section, the "I/Os Per Package 1" table, Table 1 • ProASIC3 FPGAs Package Sizes Dimensions, "ProASIC3 Ordering Information", and the "Temperature Grade Offerings" table. | I - IV |
|  | "ProASIC3 Ordering Information" was revised to include the fact that some RoHS compliant packages are halogen-free. | IV |
| Packaging v1.5 | The "CS121 - Bottom View" figure and pin table for A3P060 are new. | 4-15 |
| Revision 8 (Aug 2009) <br> Product Brief v1.2 | All references to M7 devices (CoreMP7) and speed grade -F were removed from this document. | N/A |
|  | Table 1-1 I/O Standards supported is new. | 1-7 |
|  | The I/Os with Advanced I/O Standards section was revised to add definitions of hot-swap and cold-sparing. | 1-7 |
| DC and Switching Characteristics v1.4 | 3.3 V LVCMOS and 1.2 V LVCMOS Wide Range support was added to the datasheet. This affects all tables that contained 3.3 V LVCMOS and 1.2 V LVCMOS data. | N/A |
|  | $\mathrm{I}_{\mathrm{IL}}$ and $\mathrm{I}_{\mathrm{IH}}$ input leakage current information was added to all "Minimum and Maximum DC Input and Output Levels" tables. | N/A |
|  | -F was removed from the datasheet. The speed grade is no longer supported. | N/A |
|  | The notes in Table 2-2 • Recommended Operating Conditions 1 were updated. | 2-2 |
|  | Table 2-4 • Overshoot and Undershoot Limits 1 was updated. | 2-3 |
|  | Table 2-6 • Temperature and Voltage Derating Factors for Timing Delays was updated. | 2-6 |
|  | In Table 2-116 • RAM4K9, the following specifications were removed: $t_{\text {WRO }}$ ${ }^{\mathrm{t}} \mathrm{CCKH}$ | 2-96 |
|  | In Table 2-117•RAM512X18, the following specifications were removed: $t_{\text {WRO }}$ ${ }^{\mathrm{t}} \mathrm{CCKH}$ | 2-97 |
|  | In the title of Table 2-74 • 1.8 V LVCMOS High Slew, VCCI had a typo. It was changed from 3.0 V to 1.7 V . | 2-58 |
| Revision 7 (Feb 2009) <br> Product Brief v1.1 | The "Advanced I/O" section was revised to add a bullet regarding wide range power supply voltage support. | I |
|  | The table under "Features and Benefits" section, was updated to include a value for typical equivalent macrocells for A3P250. | I |
|  | The QN48 package was added to the following tables: the table under "Features and Benefits" section, "I/Os Per Package 1" "ProASIC3 FPGAs Package Sizes Dimensions", and "Temperature Grade Offerings". <br> The number of singled-ended I/Os for QN68 was added to the "I/Os Per Package 1" table. | N/A |
|  | The Wide Range I/O Support section is new. | 1-7 |
| Revision 6 (Dec 2008) <br> Packaging v1.4 | The "QN48 - Bottom View" section is new. | 4-1 |
|  | The "QN68" pin table for A 3 P 030 is new. | 4-5 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 5 (Aug 2008) DC and Switching Characteristics v1.3 | TJ, Maximum Junction Temperature, was changed to $100^{\circ}$ from $110^{\circ}$ in the "Thermal Characteristics" section and EQ 1. The calculated result of Maximum Power Allowed has thus changed to 1.463 W from 1.951 W. | 2-6 |
|  | Values for the A3P015 device were added to Table 2-7 • Quiescent Supply Current Characteristics. | 2-7 |
|  | Values for the A3P015 device were added to Table 2-14 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices. P PAC14 was removed. Table 2-15 • Different Components Contributing to the Static Power Consumption in ProASIC3 Devices is new. | 2-11, 2-12 |
|  | The "PLL Contribution—PPLL" section was updated to change the $\mathrm{P}_{\text {PLL }}$ formula from $\mathrm{P}_{\mathrm{AC} 13}+\mathrm{P}_{\mathrm{AC} 14}{ }^{*} \mathrm{~F}_{\text {CLKOUT }}$ to $\mathrm{P}_{\mathrm{DC} 4}+\mathrm{P}_{\mathrm{AC} 13}{ }^{*} \mathrm{~F}_{\text {CLKOUT }}$. | 2-14 |
|  | Both fall and rise values were included for $t_{\text {DDRISUD }}$ and $t_{\text {DDRIHD }}$ in Table 2-102 • Input DDR Propagation Delays. | 2-78 |
|  | Table 2-107 • A3P015 Global Resource is new. | 2-86 |
|  | The typical value for Delay Increments in Programmable Delay Blocks was changed from 160 to 200 in Table 2-115 • ProASIC3 CCC/PLL Specification. | 2-90 |
| Revision 4 (Jun 2008) <br> DC and Switching Characteristics v1.2 | Table note references were added to Table 2-2 • Recommended Operating Conditions 1, and the order of the table notes was changed. | 2-2 |
|  | The title for Table 2-4 • Overshoot and Undershoot Limits 1 was modified to remove "as measured on quiet I/Os." Table note 1 was revised to remove "estimated SSO density over cycles." Table note 2 was revised to remove "refers only to overshoot/undershoot limits for simultaneous switching I/Os." | 2-3 |
|  | The "Power per I/O Pin" section was updated to include 3 additional tables pertaining to input buffer power and output buffer power. | 2-7 |
|  | Table 2-29 • I/O Output Buffer Maximum Resistances 1 was revised to include values for $3.3 \mathrm{~V} \mathrm{PCI/PCI-X}$. | 2-27 |
|  | Table 2-90 • LVDS Minimum and Maximum DC Input and Output Levels was updated. | 2-66 |
| Revision 3 (Jun 2008) <br> Packaging v1.3 | Pin numbers were added to the "QN68 - Bottom View" package diagram. Note 2 was added below the diagram. | 4-3 |
|  | The "QN132 - Bottom View" package diagram was updated to include D1 to D4. In addition, note 1 was changed from top view to bottom view, and note 2 is new. | 4-6 |
| Revision 2 (Feb 2008) <br> Product Brief v1.0 | This document was divided into two sections and given a version number, starting at v1.0. The first section of the document includes features, benefits, ordering information, and temperature and speed grade offerings. The second section is a device family overview. | N/A |
|  | This document was updated to include A3P015 device information. QN68 is a new package that was added because it is offered in the A3P015. The following sections were updated: <br> "Features and Benefits" <br> "ProASIC3 Ordering Information" <br> "Temperature Grade Offerings" <br> "ProASIC3 Flash Family FPGAs" <br> "A3P015 and A3P030" note <br> Introduction and Overview (NA) | N/A |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Revision 2 (cont'd) | The "ProASIC3 FPGAs Package Sizes Dimensions" table is new. | III |
|  | In the "ProASIC3 Ordering Information", the QN package measurements were updated to include both 0.4 mm and 0.5 mm . | IV |
|  | In the General Description section the number of I/Os was updated from 288 to 300. | 1-1 |
| Packaging v1.2 | The "QN68 - Bottom View" section is new. | 4-3 |
| Revision 1 (Feb 2008) <br> DC and Switching Characteristics v1.1 | In Table 2-2 • Recommended Operating Conditions 1, $T_{J}$ was listed in the symbol column and was incorrect. It was corrected and changed to $\mathrm{T}_{\mathrm{A}}$. | 2-2 |
|  | In Table 2-3 • Flash Programming Limits - Retention, Storage and Operating Temperature, Maximum Operating Junction Temperature was changed from $110^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ for both commercial and industrial grades. | 2-3 |
|  | The "PLL Behavior at Brownout Condition" section is new. | 2-4 |
|  | In the "PLL Contribution—PPLL" section, the following was deleted: FCLKIN is the input clock frequency. | 2-14 |
|  | In Table 2-21 • Summary of Maximum and Minimum DC Input Levels, the note was incorrect. It previously said $T_{J}$ and it was corrected and changed to $T_{A}$. | 2-21 |
|  | In Table 2-115 • ProASIC3 CCC/PLL Specification, the SCLK parameter and note 1 are new. | 2-90 |
|  | Table 2-125 • JTAG 1532 was populated with the parameter data, which was not in the previous version of the document. | 2-108 |
| Packaging v1.1 | In the "VQ100" A3P030 pin table, the function of pin 63 was incorrect and changed from IO39RSB0 to GDB0/IO38RSB0. | 4-19 |
| Revision 0 (Jan 2008) | This document was previously in datasheet v2.2. As a result of moving to the handbook format, Actel has restarted the version numbers. | N/A |
| v2.2 <br> (July 2007) | The M7 and M1 device part numbers have been updated in Table 1 • ProASIC3 Product Family, "I/Os Per Package", "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix". | i, ii, iii, iii, iv |
|  | The words "ambient temperature" were added to the temperature range in the "Automotive ProASIC3 Ordering Information", "Temperature Grade Offerings", and "Speed Grade and Temperature Grade Matrix" sections. | iii, iv |
|  | The $T_{J}$ parameter in Table 3-2 - Recommended Operating Conditions was changed to $T_{A}$, ambient temperature, and table notes 4-6 were added. | 3-2 |
| $\begin{array}{\|l\|} \hline \text { v2.1 } \\ \text { (May 2007) } \end{array}$ | In the "Clock Conditioning Circuit (CCC) and PLL" section, the Wide Input Frequency Range ( 1.5 MHz to 200 MHz ) was changed to ( 1.5 MHz to 350 MHz ). | i |
|  | The "Clock Conditioning Circuit (CCC) and PLL" section was updated. | i |
|  | In the "I/Os Per Package" section, the A3P030, A3P060, A3P125, ACP250, and A3P600 device I/Os were updated. | ii |
|  | Table 3-5 - Package Thermal Resistivities was updated with A3P1000 information. The note below the table is also new. | 3-5 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { v2.0 } \\ \text { (April 2007) } \end{array}$ | In the "Packaging Tables", Ambient was deleted. | ii |
|  | The timing characteristics tables were updated. | N/A |
|  | The "PLL Macro" section was updated to add information on the VCO and PLL outputs during power-up. | 2-15 |
|  | The "PLL Macro" section was updated to include power-up information. | 2-15 |
|  | Table 2-11 • ProASIC3 CCC/PLL Specification was updated. | 2-29 |
|  | Figure 2-19 • Peak-to-Peak Jitter Definition is new. | 2-18 |
|  | The "SRAM and FIFO" section was updated with operation and timing requirement information. | 2-21 |
|  | The "RESET" section was updated with read and write information. | 2-25 |
|  | The "RESET" section was updated with read and write information. | 2-25 |
|  | The "Introduction" in the "Advanced I/Os" section was updated to include information on input and output buffers being disabled. | 2-28 |
|  | PCI-X 3.3 V was added to Table $2-11 \cdot \mathrm{VCCI}$ Voltages and Compatible Standards. | 2-29 |
|  | In the Table 2-15 • Levels of Hot-Swap Support, the ProASIC3 compliance descriptions were updated for levels 3 and 4. | 2-34 |
|  | Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated. | 2-64 |
|  | Notes 3, 4, and 5 were added to Table 2-17 - Comparison Table for 5 V Compliant Receiver Scheme. $5 \times 52.72$ was changed to 52.7 and the Maximum current was updated from $4 \times 52.7$ to $5 \times 52.7$. | 2-40 |
|  | The "VCCPLF PLL Supply Voltage" section was updated. | 2-50 |
|  | The "VPUMP Programming Supply Voltage" section was updated. | 2-50 |
|  | The "GL Globals" section was updated to include information about direct input into quadrant clocks. | 2-51 |
|  | $\mathrm{V}_{\text {JTAG }}$ was deleted from the "TCK Test Clock" section. | 2-51 |
|  | In Table 2-22 • Recommended Tie-Off Values for the TCK and TRST Pins, TSK was changed to TCK in note 2. Note 3 was also updated. | 2-51 |
|  | Ambient was deleted from Table 3-2 • Recommended Operating Conditions. VPUMP programming mode was changed from "3.0 to 3.6 " to " 3.15 to 3.45 ". | 3-2 |
|  | Note 3 is new in Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet $\mathrm{I} / \mathrm{Os})_{1}$. | 3-2 |
|  | In EQ 3-2, 150 was changed to 110 and the result changed from 3.9 to 1.951. | 3-5 |
|  | Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays was updated. | 3-6 |
|  | Table 3-5 - Package Thermal Resistivities was updated. | 3-5 |
|  | Table 3-14 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions-Software Default Settings (Advanced) and Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions (Standard Plus) were updated. | $\begin{array}{\|c} \hline 3-17 \text { to } 3- \\ 17 \end{array}$ |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| v2.0 <br> (continued) | Table 3-20 • Summary of I/O Timing Characteristics—Software Default Settings (Advanced) and Table 3-21 • Summary of I/O Timing Characteristics—Software Default Settings (Standard Plus) were updated. | $\begin{gathered} 3-20 \text { to } \\ 3-20 \end{gathered}$ |
|  | Table 3-11 • Different Components Contributing to Dynamic Power Consumption in ProASIC3 Devices was updated. | 3-9 |
|  | Table 3-24 • I/O Output Buffer Maximum Resistances1 (Advanced) and Table 325 • I/O Output Buffer Maximum Resistances1 (Standard Plus) were updated. | $\begin{gathered} 3-22 \text { to } \\ 3-22 \end{gathered}$ |
|  | Table 3-17 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions was updated. | 3-18 |
|  | Table 3-28 • I/O Short Currents IOSH/IOSL (Advanced) and Table 3-29 • I/O Short Currents IOSH/IOSL (Standard Plus) were updated. | $\begin{gathered} 3-24 \text { to } \\ 3-26 \end{gathered}$ |
|  | The note in Table 3-32 • I/O Input Rise Time, Fall Time, and Related I/O Reliability was updated. | 3-27 |
|  | Figure 3-33 • Write Access After Write onto Same Address, Figure 3-34 • Read Access After Write onto Same Address, and Figure 3-35 • Write Access After Read onto Same Address are new. | $\begin{gathered} 3-82 \text { to } \\ 3-84 \end{gathered}$ |
|  | Figure 3-43 - Timing Diagram was updated. | 3-96 |
|  | Ambient was deleted from the "Speed Grade and Temperature Grade Matrix". | iv |
|  | Notes were added to the package diagrams identifying if they were top or bottom view. | N/A |
|  | The A3P030 "132-Pin QFN" table is new. | 4-2 |
|  | The A3P060 "132-Pin QFN" table is new. | 4-4 |
|  | The A3P125 "132-Pin QFN" table is new. | 4-6 |
|  | The A3P250 "132-Pin QFN" table is new. | 4-8 |
|  | The A3P030 "100-Pin VQFP" table is new. | 4-11 |
| Advance v0.7 (January 2007) | In the "I/Os Per Package" table, the I/O numbers were added for A3P060, A3P125, and A3P250. The A3P030-VQ100 I/O was changed from 79 to 77. | ii |
| Advance v0.6 (April 2006) | The term flow-through was changed to pass-through. | N/A |
|  | Table 1 was updated to include the QN132. | ii |
|  | The "I/Os Per Package" table was updated with the QN132. The footnotes were also updated. The A3P400-FG144 I/O count was updated. | ii |
|  | "Automotive ProASIC3 Ordering Information" was updated with the QN132. | iii |
|  | "Temperature Grade Offerings" was updated with the QN132. | iii |
|  | B-LVDS and M-LDVS are new I/O standards added to the datasheet. | N/A |
|  | The term flow-through was changed to pass-through. | N/A |
|  | Figure 2-7 • Efficient Long-Line Resources was updated. | 2-7 |
|  | The footnotes in Figure 2-15 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT were updated. | 2-16 |
|  | The Delay Increments in the Programmable Delay Blocks specification in Figure 2-24 • ProASIC3E CCC Options. | 2-24 |
|  | The "SRAM and FIFO" section was updated. | 2-21 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Advance v0.6 (continued) | The "RESET" section was updated. | 2-25 |
|  | The "WCLK and RCLK" section was updated. | 2-25 |
|  | The "RESET" section was updated. | 2-25 |
|  | The "RESET" section was updated. | 2-27 |
|  | The "Introduction" of the "Advanced I/Os" section was updated. | 2-28 |
|  | The "I/O Banks" section is new. This section explains the following types of I/Os: <br> Advanced <br> Standard+ <br> Standard <br> Table 2-12 • Automotive ProASIC3 Bank Types Definition and Differences is new. This table describes the standards listed above. | 2-29 |
|  | PCI-X 3.3 V was added to the Compatible Standards for 3.3 V in Table 211 - VCCI Voltages and Compatible Standards | 2-29 |
|  | Table 2-13 - ProASIC3 I/O Features was updated. | 2-30 |
|  | The "Double Data Rate (DDR) Support" section was updated to include information concerning implementation of the feature. | 2-32 |
|  | The "Electrostatic Discharge (ESD) Protection" section was updated to include testing information. | 2-35 |
|  | Level 3 and 4 descriptions were updated in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices. | 2-64 |
|  | The notes in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices were updated. | 2-64 |
|  | The "Simultaneous Switching Outputs (SSOs) and Printed Circuit Board Layout" section is new. | 2-41 |
|  | A footnote was added to Table 2-14 • Maximum I/O Frequency for Single-Ended and Differential I/Os in All Banks in Automotive ProASIC3 Devices (maximum drive strength and high slew selected). | 2-30 |
|  | Table 2-18 • Automotive ProASIC3 I/O Attributes vs. I/O Standard Applications | 2-45 |
|  | Table 2-50 • ProASIC3 Output Drive (OUT_DRIVE) for Standard I/O Bank Type (A3P030 device) | 2-83 |
|  | Table 2-51 • ProASIC3 Output Drive for Standard+ I/O Bank Type was updated. | 2-84 |
|  | Table 2-54 • ProASIC3 Output Drive for Advanced I/O Bank Type was updated. | 2-84 |
|  | The "x" was updated in the "User I/O Naming Convention" section. | 2-48 |
|  | The "VCC Core Supply Voltage" pin description was updated. | 2-50 |
|  | The "VMVx I/O Supply Voltage (quiet)" pin description was updated to include information concerning leaving the pin unconnected. | 2-50 |
|  | The "VJTAG JTAG Supply Voltage" pin description was updated. | 2-50 |
|  | The "VPUMP Programming Supply Voltage" pin description was updated to include information on what happens when the pin is tied to ground. | 2-50 |
|  | The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused. | 2-50 |
|  | The "JTAG Pins" section was updated to include information on what happens when the pin is unused. | 2-51 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Advance v0.6 (continued) | The "Programming" section was updated to include information concerning serialization. | 2-53 |
|  | The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information. | 2-54 |
|  | "DC and Switching Characteristics" chapter was updated with new information. | 3-1 |
|  | The A3P060 "100-Pin VQFP" pin table was updated. | 4-13 |
|  | The A3P125 "100-Pin VQFP" pin table was updated. | 4-13 |
|  | The A3P060 "144-Pin TQFP" pin table was updated. | 4-16 |
|  | The A3P125 "144-Pin TQFP" pin table was updated. | 4-18 |
|  | The A3P125 "208-Pin PQFP" pin table was updated. | 4-21 |
|  | The A3P400 "208-Pin PQFP" pin table was updated. | 4-25 |
|  | The A3P060 "144-Pin FBGA" pin table was updated. | 4-32 |
|  | The A3P125 "144-Pin FBGA" pin table is new. | 4-34 |
|  | The A3P400 "144-Pin FBGA" is new. | 4-38 |
|  | The A3P400 "256-Pin FBGA" was updated. | 4-48 |
|  | The A3P1000 "256-Pin FBGA" was updated. | 4-54 |
|  | The A3P400 "484-Pin FBGA" was updated. | 4-58 |
|  | The A3P1000 "484-Pin FBGA" was updated. | 4-68 |
|  | The A3P250 "100-Pin VQFP*" pin table was updated. | 4-14 |
|  | The A3P250 "208-Pin PQFP*" pin table was updated. | 4-23 |
|  | The A3P1000 "208-Pin PQFP*" pin table was updated. | 4-29 |
|  | The A3P250 "144-Pin FBGA*" pin table was updated. | 4-36 |
|  | The A3P1000 "144-Pin FBGA*" pin table was updated. | 4-32 |
|  | The A3P250 "256-Pin FBGA*" pin table was updated. | 4-45 |
|  | The A3P1000 "256-Pin FBGA*" pin table was updated. | 4-54 |
|  | The A3P1000 "484-Pin FBGA*" pin table was updated. | 4-68 |
| Advance v0.5 (November 2005) | The "I/Os Per Package" table was updated for the following devices and packages: | ii |
| Advance v0.4 | M7 device information is new. | N/A |
|  | The I/O counts in the "I/Os Per Package" table were updated. | ii |
| Advance v0.3 | The "I/Os Per Package" table was updated. | ii |
|  | M7 device information is new. | N/A |
|  | Table 2-4 • ProASIC3 Globals/Spines/Rows by Device was updated to include the number or rows in each top or bottom spine. | 2-16 |
|  | EXTFB was removed from Figure 2-24 ProASIC3E CCC Options. | 2-24 |


| Revision | Changes | Page |
| :---: | :---: | :---: |
| Advance v0.3 | The "PLL Macro" section was updated. EXTFB information was removed from this section. | 2-15 |
|  | The CCC Output Peak-to-Peak Period Jitter $\mathrm{F}_{\text {CCC_Out }}$ was updated in Table 211 • ProASIC3 CCC/PLL Specification | 2-29 |
|  | EXTFB was removed from Figure 2-27 • CCC/PLL Macro. | 2-28 |
|  | Table 2-13 - ProASIC3 I/O Features was updated. | 2-30 |
|  | The "Hot-Swap Support" section was updated. | 2-33 |
|  | The "Cold-Sparing Support" section was updated. | 2-34 |
|  | "Electrostatic Discharge (ESD) Protection" section was updated. | 2-35 |
|  | The LVPECL specification in Table 2-43 • I/O Hot-Swap and 5 V Input Tolerance Capabilities in ProASIC3 Devices was updated. | 2-64 |
|  | In the Bank 1 area of Figure 2-72, VMV2 was changed to VMV1 and VCCIB2 was changed to $\mathrm{VCC}, \mathrm{B} 1$. | 2-97 |
|  | The VJTAG and I/O pin descriptions were updated in the "Pin Descriptions" section. | 2-50 |
|  | The "JTAG Pins" section was updated. | 2-51 |
|  | "128-Bit AES Decryption" section was updated to include M7 device information. | 2-53 |
|  | Table 3-6 was updated. | 3-6 |
|  | Table 3-7 was updated. | 3-6 |
|  | In Table 3-11, PAC4 was updated. | 3-93-8 |
|  | Table 3-20 was updated. | 3-20 |
|  | The note in Table 3-32 was updated. | 3-27 |
|  | All Timing Characteristics tables were updated from LVTTL to Register Delays | $\begin{array}{\|c} 3-31 \text { to } 3- \\ 73 \end{array}$ |
|  | The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated. | $\begin{gathered} 3-85 \text { to } \\ 3-90 \end{gathered}$ |
|  | $\mathrm{F}_{\text {TCKMAX }}$ was updated in Table 3-110. | 3-97 |
| Advance v0.2 | Figure 2-11 was updated. | 2-9 |
|  | The "Clock Resources (VersaNets)" section was updated. | 2-9 |
|  | The "VersaNet Global Networks and Spine Access" section was updated. | 2-9 |
|  | The "PLL Macro" section was updated. | 2-15 |
|  | Figure 2-27 was updated. | 2-28 |
|  | Figure 2-20 was updated. | 2-19 |
|  | Table 2-5 was updated. | 2-25 |
|  | Table 2-6 was updated. | 2-25 |
|  | The "FIFO Flag Usage Considerations" section was updated. | 2-27 |
|  | Table 2-13 was updated. | 2-30 |
|  | Figure 2-24 was updated. | 2-31 |
|  | The "Cold-Sparing Support" section is new. | 2-34 |


| Revision | Changes | Page |
| :--- | :--- | :---: |
| Advance v0.2, <br> (continued) | Table 2-43 was updated. | $2-64$ |
|  | Table 2-18 was updated. | $2-45$ |
|  | Pin descriptions in the "JTAG Pins" section were updated. | $2-51$ |
|  | The "User I/O Naming Convention" section was updated. | $2-48$ |
|  | Table 3-7 was updated. | $3-6$ |
|  | The "Methodology" section was updated. | $3-10$ |
|  | Table 3-40 and Table 3-39 were updated. | $3-33,3-32$ |
|  | The A3P250 "100-Pin VQFP*" pin table was updated. | $4-14$ |
|  | The A3P250 "208-Pin PQFP*" pin table was updated. | $4-23$ |
|  | The A3P1000 "208-Pin PQFP*" pin table was updated. | $4-29$ |
|  | The A3P250 "144-Pin FBGA*" pin table was updated. | $4-36$ |
|  | The A3P1000 "144-Pin FBGA*" pin table was updated. | $4-32$ |
|  | The A3P250 "256-Pin FBGA*" pin table was updated. | $4-45$ |
|  | The A3P1000 "256-Pin FBGA*" pin table was updated. | $4-54$ |
|  | The A3P1000 "484-Pin FBGA*" pin table was updated. | $4-68$ |

## Datasheet Categories

## Categories

In order to provide the latest information to designers, some datasheet parameters are published before data has been fully characterized from silicon devices. The data provided for a given device, as highlighted in the "ProASIC3 Device Status" table on page IV, is designated as either "Product Brief," "Advance," "Preliminary," or "Production." The definitions of these categories are as follows:

## Product Brief

The product brief is a summarized version of a datasheet (advance or production) and contains general product information. This document gives an overview of specific device and family information.

## Advance

This version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production. This label only applies to the DC and Switching Characteristics chapter of the datasheet and will only be used when the data has not been fully characterized.

## Preliminary

The datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.

## Unmarked (production)

This version contains information that is considered to be final.

## Export Administration Regulations (EAR)

The products described in this document are subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

## Safety Critical, Life Support, and High-Reliability Applications Policy

The products described in this advance status document may not have completed the Microsemi qualification process. Products may be amended or enhanced during the product introduction and qualification process, resulting in changes in device functionality or performance. It is the responsibility of each customer to ensure the fitness of any product (but especially a new product) for a particular purpose, including appropriateness for safety-critical, life-support, and other high-reliability applications. Consult the Microsemi SoC Products Group Terms and Conditions for specific liability exclusions relating to life-support applications. A reliability report covering all of the SoC Products Group's products is available at http://www.microsemi.com/soc/documents/ORT_Report.pdf. Microsemi also offers a variety of enhanced qualification and lot acceptance screening procedures. Contact your local sales office for additional reliability information.


## Microsemi. <br> Power Matters.'"

## Microsemi Corporate Headquarters <br> One Enterprise, Aliso Viejo, <br> CA 92656 USA <br> Within the USA: +1 (800) 713-4113 <br> Outside the USA: +1 (949) 380-6100 <br> Sales: +1 (949) 380-6136 <br> Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com
© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet Solutions; Power-overEthernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.


[^0]:    Note: * Package not available

[^1]:    $\dagger$ The A3P015 and A3P030 do not support PLL or SRAM.

