MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

General Description

The MAX77860 is a high-performance single input switch mode charger that features USB Type-C CC detection capability in addition to reverse boost capability and a Safeout LDO.

This switched-mode battery charger with two integrated switches, provides small inductor and capacitor sizes, programmable battery charging current, and is ideally suited for portable devices such as smartphones, IoT devices, and other Li-ion battery powered electronics. The charger features a single input, which works for both USB and high voltage adapters. It supports USB Type-C CC detection under BC 1.2 specification, and the power-path switch is integrated in the chip. All MAX77860 blocks connected to the adapter/USB pin are protected from input overvoltage events up to 14V. The USB-OTG output provides trueload disconnect and is protected by an adjustable output current limit. It has an input current limit up to 4.0A, and can charge a single-cell battery up to 3.15A. When configured in reverse-boost mode, the IC requires no additional inductors to power USB-OTG accessories. The switching charger is designed with a special CC, CV, and die temperature regulation algorithm, as well as I²C programmable settings to accommodate a wide range of battery sizes and system loads. The on-chip ADC can help monitor the charging input voltage/current, battery voltage, charging/ discharging current, and the battery temperature.

The MAX77860 communicates through an I²C 3.0 compatible serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). The IC is available in a 3.9mm x 4.0mm, 81-bump (9 x 9 array), 0.4mm pitch, wafer-level package (WLP).

Applications

- USB Type-C Charging for 1S Li-ion Applications
- Mobile Point-of-Sale Devices
- Portable Medical Equipment
- Portable Industrial Equipment

Benefits and Features

- Single-Input Switch Mode Charger
 - Up to 14V Protection
 - 4.0V to 13.5V Input Operating Range
 - Switching Charger with D+/D- Charger Detection
 - Up to 4.0A Input Current Limit with Adaptive Input Current Limit (AICL)
 - Up to 3.15A Battery Charging Current Limit
 - Optional External Sense Resistor
 - · CC, CV, and Die Temperature Control
 - Supports USB-OTG Reverse Boost, up to 1.5A Current Limit
 - Master-Slave Charging Capability, up to 6A Charge Current
 - Integrated Battery True-Disconnect FET
 - Rated up to 9A_{RMS}, Discharge Current Limit (Programmable)
- USB Type-C Detection
 - Integrated V_{CONN} Switch
 - CC Pin
 - D+/D- Detection for USB HVDCP
 - BC 1.2 Support
- One Safeout LDO
- I²C-Compatible Interface

Ordering Information appears at end of data sheet.



Simplified Block Diagram




TABLE OF CONTENTS

General Description	
Applications	
Benefits and Features	
Simplified Block Diagram	
Absolute Maximum Ratings	
Package Information	
81-WLP	
Electrical Characteristics	
Electrical Characteristics—Charger	
Electrical Characteristics—SAFEOUT LDO	
Electrical Characteristics—SAR ADC	
Electrical Characteristics—USB Type-C	
Typical Operating Characteristics	
Functional Diagrams	
Functional Block Diagram	
Detailed Description	
Switching Charger	
Features	
USB Data Contact Detection	
DP and DN	
Adapter Detection	
Charging Status Indicator	
External Input OVP Driver	
Input Current Limit	
Input-Voltage Regulation Loop and Adaptive Input Current Limit (AICL)	
Battery Detect Input Pin (MDETBATB)	
Charge States	
Dead-Battery Prequalification State	
Fast-Charge Constant Current State	
Topoff State	
Done State	
Timer Fault State	
Watchdog Timer	
Thermal Shutdown State	40
Main Battery Differential Voltage Sense	40
OTG Mode	41
Master-Slave Charging	

TABLE OF CONTENTS (CONTINUED)

	•	
S-Wire I Timing		 42
S-Wire Interrupt (Slave Fault Detection)		
Programming the SLAVE Charging Current		 44
ONKEY		 44
Main Battery Overcurrent Protection Due to Fault		 44
SAFEOUT LDO		 46
On-Chip ADC		 46
USB Type-C		 46
Benefits and Features		 47
Register Layout Specifications		 47
Register Map and Detailed Descriptions		 47
Top Level I ² C Register		
Charger Registers		 50
Charger Register Details		 50
Register Protection		 51
Interrupt, Mask, Okay, and Detail Registers		 51
USB Type-C Register		 65
Master Slave		 72
ADC		 74
Typical Application Circuits		 80
Ordering Information		 80
Revision History		 81

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

LIST OF FIGURES	
Figure 1. Charging Status Indicator	. 3
Figure 2. DETBATB Internal Circuitry and System Diagram	32
Figure 3. Charger State Diagram	33
Figure 4. Li+/Li-Poly Charge Profile	. 34
Figure 5. Battery Only	3
Figure 6. Battery-Boost	3
Figure 7. Battery-Boost (OTG)	. 38
Figure 8. No Charge-Buck	. 38
Figure 9. Charge-Buck	. 39
Figure 10. Thermal Shutdown Regions	40
Figure 11. Schematic with Parasitic Capacitances	4
Figure 12. S-Wire Timing Diagram	43
Figure 13. SW1 and SW2 Transmission	43
Figure 14. ONKEY Timing Diagram	. 44

LIST OF TABLES

Table 1. Supported Adapter Types	30
Table 2. Top Level Interrupt	43
Table 3. Functional Register	43
Table 4. PMIC Register (0x20)	48
Table 5. Interrupt Source (0x22)	48
Table 6. Interrupt Source Mask (0x23)	48
Table 7. SYSTEM Interrupt (0x24)	49
Table 8. SYSTEM Interrupt Source Mask (0x26)	49
Table 9. SAFEOUT Control Register (0xC6)	50
Table 10. Charger Interrupt (0xB0)	51
Table 11. Charger Interrupt Mask (0xB1)	52
Table 12. Charger Status (0xB2)	53
Table 13. Charger Details 00 (0xB3)	54
Table 14. Charger Details 01 (0xB4)	54
Table 15. Charger Details 02 (0xB5)	56
Table 16. Charger Configuration 00 (0xB7)	56
Table 17. Charger Configuration 01 (0xB8)	58
Table 18. Charger Configuration 02 (0xB9)	58
Table 19. Charger Configuration 03 (0xBA)	59
Table 20. Charger Configuration 04 (0xBB)	60
Table 21. Charger Configuration 05 (0xBC)	60
Table 22. Charger Configuration 06 (0xBD)	61
Table 23. Charger Configuration 07 (0xBE)	61
Table 24. Charger Configuration 09 (0xC0)	62
Table 25. Charger Configuration 10 (0xC1)	63
Table 26. Charger Configuration 11 (0xC2)	63
Table 27. Charger Configuration 12 (0xC3)	64
Table 28. BC_INT (0x00)	65
Table 29. CC_INT (0x01)	66
Table 30. BC_INTMASK (0x02)	66
Table 31. CC_INTMASK (0x03)	66
Table 32. BC_STATUS1 (0x04)	67
Table 33. BC_STATUS2 (0x05)	67
Table 34. CC_STATUS1 (0x06)	67
Table 35. CC_STATUS2 (0x07)	68
Table 36. BC_CTRL1 (0x08)	68
Table 37, BC, CTRI 2 (0x09)	69

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

LIST OF TABLES (CONTINUED)	
	69
Table 39. CC_CTRL2 (0x0B)	70
Table 40. CC_CTRL3 (0x0C)	71
Table 41. CHGIN_ILIM1 (0x0D)	71
Table 42. CHGIN_ILIM2 (0x0E)	71
Table 43. S-Wire Interrupt (0x80)	72
Table 44. S-Wire Interrupt Mask (0x81)	72
Table 45. Slave Charger 1 CC (0x82)	73
Table 46. Slave Charger 2 CC (0x83)	73
Table 47. S-Wire 1 Readback (0x84)	74
Table 48. S-Wire 2 Readback (0x85)	74
Table 49. S-Wire Status (0x86)	74
Table 50. ADC_CONFIG1 (0x50)	74
Table 51. ADC_CONFIG2 (0x51)	75
Table 52. ADC_CONFIG3 (0x52)	76
Table 53. ADC_DATA_CH0 (0x53)	76
Table 54. ADC_DATA_CH1 (0x54)	76
Table 55. ADC_DATA_CH2 (0x55)	77
Table 56. ADC_DATA_CH3 (0x56)	77
Table 57. ADC_DATA_CH4 (0x57)	77
Table 58. ADC_DATA_CH5 (0x58)	77
Table 59. ADC_DATA_CH6 (0x59)	77
Table 60. ADC_DATA_CH7 (0x5A)	78
Table 61. ADC_OFFSET_CH1 (0x5B)	78
Table 62. ADC_OFFSET_CH3 (0x5C)	78
Table 63 ADC OFFSET CH4 (0X5D)	70

Absolute Maximum Ratings

Absolute maximum rutings	
Operating Junction Temperature (T _J) Range 40°C to +85°C	BYP Continuous Current
Junction Temperature (T _J) Range40°C to +150°C	
Storage Temperature Range40°C to +150°C	CSN to GND
Soldering Temperature (reflow)+260°C	SLAVE to GND0.3V to SYS_A + 0.3V
Switching Charger	ONKEY to GND0.3V to BATT + 0.3V
CHGIN to GND0.3V to 16V	SWI1 to GND0.3V to SYS_A + 0.3V
BYP to GND0.3V to 16V	SWI2 to GND0.3V to SYS_A + 0.3V
PVL to GND0.3V to 6V	CHGIND to GND0.3V to AVL + 0.3V
AVL to GND0.3V to 6V	Safeout LDO
BAT_SP to GND0.3V, BATT - 0.3V to 6V, BATT + 0.3V	SAFEOUT to GND0.3V to 6V, CHGIN + 0.3V
BATT to GND0.3V to 6V	USB Type-C
SYS to GND0.3V to 6V	DP, DN to GND0.3V to V _{CCINT} + 0.3V
DETBATB to GND0.3V to V _{IO} + 0.3V	CC1, CC2 to GND0.3V to V _{CCINT} + 0.3V
V _{BUSDET} to GND0.3V to 20V	V _{CONNIN} to GND0.3V to V _{CCINT} + 0.3V
OVPENB to GND0.3V to AVL + 0.3V	V _{CONNBTEN SYS} to GND0.3V to 6V
BST to PVL0.3V to 16V	ADC
BST to CHGLX0.3V to 6V	THMB, THM to GND0.3V to BATT + 0.3V
INOKB to GND0.3V to SYS + 0.3V	I ² C and Interface Logic
BAT_SN to GND0.3V to 0.3V	V _{IO} to GND0.3V to 6V
CHGPG to GND0.3V to 0.3V	SDA, SCL to GND0.3V to V _{IO} + 0.3V
CHGLX Continuous Current3.5A _{RMS}	SYS_A, SYS_Q to GND0.3V to 6V
CHGPG Continuous Current	INTB0.3V to SYS_A + 0.3V
SYS Continuous Current4.5A _{RMS}	TEST_, V _{CCTEST} to GND0.3V to 6V
BATT Continuous Current4.5A _{RMS}	GND to GND0.3V to 0.3V
CHGIN Continuous Current	
CIVIA V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

81-WLP

Package Code	W813C3+1
Outline Number	<u>21-0775</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ _{JA})	49°C/W
Junction to Case (θ _{JC})	N/A

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{SYS} = +3.6V, V_{CHGIN} = 0V, V_{IO} = 1.8V, T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical value for T_A is $+25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENT			'		'	
Shutdown Supply Current (BATT)	I _{SHDN}	All circuits off, BATT = 3.6V		25	50	μΑ
No Load Supply Current (BATT)	I _{NL}	USB Type-C on, all other circuits off, BATT = 3.6V		90	150	μA
SYS INPUT RANGE						
V _{SYS} Undervoltage Lockout Threshold	V _{SYS_UVLO}	V _{BATT} falling, 200mV hysteresis	2.4	2.5	2.6	V
SYS Overvoltage Lockout Threshold	V _{SYS_OVLO}	V _{BATT} rising, 200mV hysteresis	5.2	5.36	5.52	V
Low SYS Thresholds		Range programmable through LSDAC register, V _{SYS} falling, production tested at 3.60V setting		3.6		V
Low SYS Hysteresis		Range programmable through LSHYST register, production tested at 100mV setting		100		mV
THERMAL SHUTDOWN			<u> </u>			
Thermal Shutdown Threshold	T _{SHDN}	T _J rising		165		°C
Thermal Shutdown Hysteresis				15		°C
Thermal Interrupt 1				120		°C
Thermal Interrupt 2				140		°C
LOGIC AND CONTROL I	NPUTS					
SCL, SDA Input Low Level		T _A = +25°C			0.3 x V _{IO}	V
SCL, SDA Input High Level		T _A = +25°C	0.7 x V _{IO}			V
SCL, SDA Input Hysteresis		T _A = +25°C		0.05 x V _{IO}		V
SCL, SDA Logic Input Current		V _{IO} = 3.6V	-10		+10	μΑ
SCL, SDA Input Capacitance		(Note 1)		10		pF
SDA Output Low Voltage		Sinking 20mA			0.4	V
Output Low Voltage (INTB)		I _{SINK} = 1mA			0.4	V
Output High Leakage		V _{SYS} = 5.5V, T _A = +25°C	-1	0	+1	^
(INTB)		V _{SYS} = 5.5V, T _A = +85°C		0.1		μΑ

 $(V_{SYS} = +3.6V, V_{CHGIN} = 0V, V_{IO} = 1.8V, T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical value for T_A is $+25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Interrupt Debounce Filter Timer		LOWSYS		16		ms
I ² C-COMPATIBLE INTER	FACE TIMING	FOR STANDARD, FAST, AND FAST-	MODE PLUS (Not	e 1)		'
Clock Frequency	f _{SCL}				1000	kHz
Hold Time (Repeated) START Condition	^t HD;STA		0.26			μs
CLK Low Period	t _{LOW}		0.5			μs
CLK High Period	tHIGH		0.26			μs
Setup Time Repeated START Condition	^t su;sta		0.26			μs
DATA Hold Time	t _{HD:DAT}		0			μs
DATA Valid Time	t _{VD:DAT}				0.45	μs
DATA Valid Acknowledge Time	t _{VD:ACK}				0.45	μs
DATA Setup time	t _{SU;DAT}		50			ns
Setup Time for STOP Condition	tsu;sто		0.26			μs
Bus-Free Time Between START and STOP	t _{BUF}		0.5			μs
Pulse Width of Spikes that must be Suppressed by the Input Filter		(Note 1)		50		ns
I ² C-COMPATIBLE INTER	FACE TIMING	FOR HS-MODE (CB = 100pF) (Note 1)			
Clock Frequency	f _{SCL}	CB = 100pF			3.4	MHz
Hold Time (Repeated) START Condition	^t HD;STA		160			ns
CLK Low Period	t _{LOW}		160			ns
CLK High Period	tнідн		60			ns
Setup Time Repeated START Condition	^t SU;STA		160			ns
DATA Hold Time	t _{HD:DAT}		0			ns
DATA Setup time	t _{SU;DAT}		10			ns
Setup Time for STOP Condition	tsu;sто		160			ns
Pulse Width of Spikes that must be Suppressed by the Input Filter		(Note 1)		10		ns

 $(V_{SYS} = +3.6V, V_{CHGIN} = 0V, V_{IO} = 1.8V, T_A = -40^{\circ}C$ to $+85^{\circ}C$, typical value for T_A is $+25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I ² C-COMPATIBLE INTER	FACE TIMING	FOR HS-MODE (CB = 400pF) (Note 1)	,			•
Clock Frequency	f _{SCL}	CB = 400pF			1.7	MHz
Hold Time (Repeated) START Condition	t _{HD;STA}		160			ns
CLK Low Period	t _{LOW}		320			ns
CLK High Period	tHIGH		120			ns
Setup Time Repeated START Condition	^t SU;STA		160			ns
DATA Hold Time	t _{HD:DAT}		0			ns
DATA Setup time	t _{SU;DAT}		10			ns
Setup Time for STOP Condition	tsu;sто		160			ns
Pulse Width of Spikes that must be Suppressed by the Input Filter		(Note 1)		10		ns

Electrical Characteristics—Charger

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHGIN INPUT	1		-			
Operating Voltage			3.2		V _{OVLO}	V
		V _{CHGIN} Rising; CHGIN_OVP = 00	13.4	13.7	14	
CHGIN Overvoltage	CHGIN Overvoltage	V _{CHGIN} Rising; CHGIN_OVP = 01	9.9	10.2	10.5	1 ,,
Threshold (Note 2)	V _{CHGIN} Rising; CHGIN_OVP = 10	7.8	8	8.3	V	
		V _{CHGIN} Rising; CHGIN_OVP = 11	5.65	5.85	6.05	
		V _{CHGIN} Falling; CHGIN_OVP = 00		300		
CHGIN Overvoltage	V _{CHGIN H-}	V _{CHGIN} Falling; CHGIN_OVP = 01		350		
Threshold Hysteresis	OVLO	V _{CHGIN} Falling; CHGIN_OVP = 10		250		mV
		V _{CHGIN} Falling; CHGIN_OVP = 11		300		
CHGIN Overvoltage Delay (Note 1) T _{D-OVLO}	V _{CHGIN} rising, 100mV overdrive, not production tested		10			
	I D-OVLO	V _{CHGIN} falling, 100mV overdrive, not production tested		20		- μs

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{BUSDET} to GND Minimum Turn-On Threshold Range (Note 2)	V _V BUSDET_UV LO	V _{VBUSDET} rising, 200mV hysteresis, programmable at 4.5V, 4.9V, 5.0V, and 5.1V (Note 2)	4.5		5.1	V
V _{BUSDET} to GND Minimum Turn-On Threshold Accuracy	V _{VBUSDET_UV} LO	V _{VBUSDET} rising, 4.5V setting	4.4	4.5	4.6	V
V _{BUSDET} to SYS Minimum Turn-On Threshold (Note 2)	V _{VBUSDET2SY} S	V _{VBUSDET} rising, 50mV hysteresis, when valid CHGIN input is detected	V _{SYS} + 0.12	V _{SYS} + 0.20	V _{SYS} + 0.28	V
V _{BUSDET} Turn-On Threshold Delay	T _{D-UVLO}	Not production tested		10		μs
CHGIN Adaptive Current Regulation Threshold Range (Note 3)	V _C HGIN_REG	Programmable at 4.2V, 4.6V, 4.7V, and 4.8V (Note 3)	4.2		4.8	V
CHGIN Adaptive Voltage Regulation Threshold Accuracy	V _{CHGIN_REG}	4.8V setting	4.7	4.8	4.9	V
CHGIN Current Limit Range		Programmable, 500mA default, production tested at 500mA, 1800mA, 4000mA settings only	0.1		4	А
		V _{CHGIN} = 2.4V, the input is undervoltage and R _{INSD} is the only loading, CHGIN_PD_FST = 0 (default)		0.075		
CHGIN Supply Current	I _{IN}	V _{CHGIN} = 5.0V, charger disabled, CHGIN_PD_FST = 0 (default)		0.17	0.5	mA
		V _{CHGIN} = 5.0V, charger enabled, V _{SYS} = V _{BATT} = 4.5V (no switching, battery charged), CHGIN_PD_FST = 0 (default)		2.7	4	
		V _{CHGIN} = 5.0V, charger enabled, V _{BATT} = 3.8V, 500mA input current setting, T _A = +25°C	462.5	487.5	500	
		V _{CHGIN} = 5.0V, charger enabled, V _{BATT} = 3.8V, 1800mA input current setting, T _A = +25°C	1710	1755	1800	
V _{CHGIN} Input Current Limit	I _{INLIMIT}	V _{CHGIN} = 5.0V, charger enabled, V _{BATT} = 3.8V, 1800mA input current setting, T _A = 0°C to +85°C	1667	1755	1843	mA
		V _{CHGIN} = 5.0V, charger enabled, V _{BATT} = 3.8V, 4000mA input current setting, T _A = +25°C	3800	3900	4000	
		V _{CHGIN} = 5.0V, charger enabled, V _{BATT} = 3.8V, 4000mA input current setting, T _A = 0°C to +85°C	3705	3900	4095	

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
CHGIN Self-Discharge Down to UVLO Time	^t INSD	Time required for the charger input to cause a 10µF input capacitor to decay from 6.0V to 4.3V, CHGIN_PD_FST = 0 (default)	100		ms
CHGIN Input Self-	Pulop	CHGIN_PD_FST = 0 (default)	35		kΩ
Discharge Resistance	R _{INSD}	CHGIN_PD_FST = 1	7.3		K22
CHGINOK to Start Switching	T _{start}		26		ms
SWITCH IMPEDANCES	AND LEAKAGE	CURRENTS			
CHGIN to BYP Resistance	R _{IN2BYP}	Bidirectional	0.0144	0.04	Ω
CHGLX High-Side Resistance	R _{HS}		0.0327	0.1	Ω
CHGLX Low-Side Resistance	R _{LS}		0.0543	0.14	Ω
BATT to SYS Dropout Resistance	R _{BAT2SYS}		0.0128	0.04	Ω
CHGIN to BATT Dropout Resistance	R _{IN2BAT}	Calculation estimates a 0.04Ω inductor resistance (R _L) $R_{\text{IN2BAT}} = R_{\text{IN2BYP}} + R_{\text{HS}} + R_{\text{L}} + R_{\text{BAT2SYS}}$	0.0999		Ω
CHGLX Leakage		CHGLX = CHGPG or BYP, T _A = +25°C	0.01	10	
Current		CHGLX = CHGPG or BYP, T _A = +85°C	1		μA
DOT Lasks on Oursel		BST = 5.5V, T _A = +25°C	0.01	10	
BST Leakage Current		BST = 5.5V, T _A = +85°C	1		- μA
DVD Lookaga Current		V_{BYP} = 5.5V, V_{CHGIN} = 0V, V_{CHGLX} = 0V, charger disabled, T_A = +25°C	0.01	10	
BYP Leakage Current		V_{BYP} = 5.5V, V_{CHGIN} = 0V, V_{CHGLX} = 0V, charger disabled, T_A = +85°C	1		μA
SYS Leakage Current		V_{SYS} = 0V, V_{BATT} = 4.2V, charger disabled, T_A = +25°C	0.01	10	μA
OTO LEAKAYE CUITEIII		V_{SYS} = 0V, V_{BATT} = 4.2V, charger disabled, T_A = +85°C	1		μA

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		V_{CHGIN} = 0V, V_{SYS} = 0V, V_{BATT} = 4.2V, external Q_{BAT} is off, T_A = +25°C		20	30	
		V_{CHGIN} = 0V, V_{SYS} = 0V, V_{BATT} = 4.2V, external Q_{BAT} is off, T_A = +85°C		20		
		V _{CHGIN} = 0V, V _{BATT} = 4.2V, external Q _{BAT} is on, main battery overcurrent protection disabled, T _A = +25°C		15.3		
	I _{MBAT}	V _{CHGIN} = 0V, V _{BATT} = 4.2V, external Q _{BAT} is on, main battery overcurrent protection enabled, T _A = +25°C		20		
		V _{CHGIN} = 0V, V _{BATT} = 4.2V, external Q _{BAT} is on, main battery overcurrent protection enabled, T _A = +85°C		20		
BATT Quiescent Current (I _{SYS} = 0A, I _{BYP} = 0A)	-	V_{SYS} = 4.2V, V_{BATT} = 0V, charger disabled, T_A = +25°C		0.01	10	μA
		V_{SYS} = 4.2V, V_{BATT} = 0V, charger disabled, T_A = +85°C		1		
	l	V _{CHGIN} = 5V, V _{BATT} = 4.2V, Q _{BAT} is off, main battery overcurrent protection disabled, charger enabled (done mode), T _A = +25°C		3	10	
	I _{MBDN}	V _{CHGIN} = 5V, V _{BATT} = 4.2V, Q _{BAT} is off, main battery overcurrent protection disabled, charger enabled (done mode), T _A = +85°C		3		
	I _{MBAT}	V _{CHGIN} = 0V, V _{BATT} = 4.2V, external Q _{BAT} is on, main battery overcurrent protection disabled, T _A = +85°C		15.3		
CHARGER DC-DC BUCK					·	
Minimum ON Time	t _{ON-MIN}			75		ns
Minimum OFF Time	t _{OFF}			75		ns

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		T_A = 0°C to +85°C, IND = '0 (0.47 μ H inductor option), production tested at I _{LIM} = 00 setting, I _{LIM} = 00 (3.00A out) (Note 4)	4.15	5.05	5.95	
		T_A = 0°C to +85°C, IND = '0 (0.47 μ H inductor option), production tested at I _{LIM} = 00 setting, I _{LIM} = 01 (2.75A out) (Note 4)		4.75		
		T_A = 0°C to +85°C, IND = '0 (0.47 μ H inductor option), production tested at I _{LIM} = 00 setting, I _{LIM} = 10 (2.50A out) (Note 4)		4.45		
Current Limit (Note 5)	l. n.	T_A = 0°C to +85°C, IND = '0 (0.47 μ H inductor option), production tested at I _{LIM} = 00 setting, I _{LIM} = 11 (2.25A out) (Note 4)		4.15		A
Current Limit (Note 5)	I _{LIM}	T_A = 0°C to +85°C, IND = '1 (1.0 μ H inductor option), production tested at I _{LIM} = 11 setting, I _{LIM} = 00 (3.00A out) (Note 4)		4.6		
		T_A = 0°C to +85°C, IND = '1 (1.0 μ H inductor option), production tested at I _{LIM} = 11 setting, I _{LIM} = 01 (2.75A out) (Note 4)		4.3		
		T_A = 0°C to +85°C, IND = '1 (1.0 μ H inductor option), production tested at I _{LIM} = 11 setting, I _{LIM} = 10 (2.50A out) (Note 4)		4		
		T_A = 0°C to +85°C, IND = '1 (1.0 μ H inductor option), production tested at I _{LIM} = 11 setting, I _{LIM} = 11 (2.25A out) (Note 4)	3	3.7	4.4	
REVERSE BOOST						
BYP Voltage Adjustment		2.6V/V _{BATT} < 4.5V, adjustable from 3V to 5.5V, min		3		V
Range		2.6V/V _{BATT} < 4.5V, adjustable from 3V to 5.5V, max		5.5		v
Reverse Boost Quiescent Current	I _{BYP}	Not switching: output forced 200mV above its target regulation voltage		1150		μA
Reverse Boost Converter Maximum Output Current		3.6V < V _{BATT} < 4.5V	2			А
Reverse Boost BYP Voltage in OTG Mode	V _{BYP.OTG}	5.1V setting	4.94	5.1	5.26	V

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		3.4V < V _{BATT} < 4.5V, T _A = +25°C, OTG_ILIM = 00	500		550	
CHGIN Output Current	ICHGIN.OTG.LI	3.4V, T _A = +25°C, OTG_ILIM = 01 (Note 1)	900		990	mA
Limit	М	3.4V, T _A = +25°C, OTG_ILIM = 10 (Note 1)	1200		1320	liiA
		3.4V < V _{BATT} < 4.5V, T _A = +25°C, OTG_ILIM = 11	1500		1650	
Reverse Boost Output		Discontinuous inductor current (i.e., skip mode)		±150		mV
Voltage Ripple (Note 1)		Continuous inductor current		±150		
CHARGER						
BATT Regulation Voltage Range	V _{BATTREG}	Programmable in 12.5mV steps (4 bits), production tested at 4.2V and 4.5V only	4.2		4.5	V
BATT Regulation		4.2V and 4.5V settings, T _A = +25°C	-0.75		+0.75	%
Voltage Accuracy		4.2V and 4.5V settings, T _A = 0°C to +85°C	-1		+1	
Fast-Charge Current Program Range		100mA to 3.15A in 50mA steps, production tested at 500mA and 3000mA settings	0.1		3.15	А
		Programmed currents ≥ 500mA, V _{BATT} > V _{SYSMIN} (short mode), production tested at 500mA and 3000mA settings, T _A = +25°C	-4		+4	
Fast-Charge Current Accuracy		Programmed currents \geq 500mA, V _{BATT} > V _{SYSMIN} (short mode), production tested at 500mA and 3000mA settings, T _A = 0°C to +85°C	-5		+5	%
		Programmed currents ≥ 500mA, V _{BATT} < V _{SYSMIN} (LDO mode), production tested at 800mA	-10		+10	
Fact Charge Currente	l	T _A = +25°C, V _{BATT} > V _{SYSMIN} , programmed for 3.0A	2880	3000	3120	mA
Fast-Charge Currents	I _{FC}	T _A = +25°C, V _{BATT} > V _{SYSMIN} , programmed for 0.5A	480	500	520	IIIA
Low-Battery Prequalification Threshold	V _{PQLB}	V _{BATT} rising	2.8	2.9	3	V
Dead-Battery Prequalification Threshold	V _{PQDB}	V _{BATT} rising	1.9	2	2.1	V
Prequalification Threshold Hysteresis	V _{PQ-H}	Applies to both V _{PQLB} and V _{PQDB}		100		mV

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Low-Battery Prequalification Charge Current Program Range	I _{PQLB_RANGE}	Default setting = enabled (50mA)	50		400	mA
		I_PREQUAL = 00 (default)		50		
Low-Battery	,	I_PREQUAL= 01		100] _{~~}
Prequalification Charge Current	I _{PQLB}	I_PREQUAL = 10		200		- mA
		I_PREQUAL = 11	300	400	500	
Dead-Battery Prequalification Charge Current	l _{PQDB}		40	55	80	mA
Charger Restart Threshold Range	V _{RSTRT}	Adjustable, 100, 150, and 200, it can also be disabled	100	150	200	mV
Charger Restart Deglitch Time		10mV overdrive, 100ns rise time		130		ms
Topoff Current Program Range		Programmable from 100mA to 350mA in 8 steps	100		350	mA
Topoff Current Accuracy - Gain (Note 1)		Gain			5	%
Topoff Current Accuracy - Offset (Note 1)		Offset			20	mA
Charge Termination Deglitch Time	t _{TERM}	2mV overdrive, 100ns rise/fall time		30		ms
Charger State Change Interrupt Deglitch Time	tscidg	Excludes transition to timer fault state, watchdog timer state		30		ms
Charger Soft-Start Time	t _{SS}	(Note 1)		1.5		ms
BATT TO SYS FET DRIV	ER					
		I _{BATT} = 10mA		30		mV
BATT to SYS Reverse	V _{BSREG}	I _{BATT} = 1A		60		IIIV
Regulation Voltage	BOILE	Load regulation during the reverse regulation mode		30		mV/A
MINSYS Voltage Accuracy	V _{SYSMIN}	Programmable from 3.4V to 3.7V in 100mV steps, V _{BATT} = 2.8V, tested at 3.4V, 3.6V, and 3.7V settings	-3		+3	%
		The maximum system voltage: V _{SYSMAX} = V _{BATREG} + R _{BAT2SYS} x I _{BATT}		4.245	4.32	
Maximum SYS Voltage	V _{SYSMAX}	V _{BATREG} = 4.2V, I _{BATT} = 3.0A				V
	O I OWIFUC	The maximum system voltage: V _{SYSMAX} = V _{BATREG} + R _{BAT2SYS} x I _{BATT}		4.745	4.82	
		V _{BATREG} = 4.7V, I _{BATT} = 3.0A				

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
WATCHDOG TIMER						•
Watchdog Timer Period	t _{WD}		80			s
Watchdog Timer Accuracy			-20	0	+20	%
CHARGE TIMER						1
Prequalification Time	t _{PQ}	Applies to both low-battery prequalification and dead-battery prequalification modes		35		min
Fast-Charge Constant Current + Fast-Charge Constant Voltage Time	t _{FC}	Adjustable from 4 hrs to 16 hrs in two hour steps including a disable setting		8		hrs
Topoff Time	t _{TO}	Adjustable from 0 min to 70 min in 10 min steps		30		min
Timer Accuracy			-20		+20	%
AVL FILTER						
Internal AVL Filter Resistance				12.5		Ω
THERMAL FOLDBACK						•
Junction Temperature Thermal Regulation Loop Setpoint Program Range	T _{JREG}	Junction temperature when charge current is reduced, programmable from +85°C to +130°C in +5°C steps, default value is +115°C	85		130	°C
Thermal Regulation Gain	Atjreg	The charge current is decreased 6.7% of the fast-charge current setting for every degree that the junction temperature exceeds the thermal regulation temperature. This slope ensures that the full-scale current of 3.0A is reduced to 0A by the time the junction temperature is +20°C above the programmed loop set point. For lower programmed charge currents such as 500mA, this slope is valid for charge current reductions down to 100mA; below 100mA the slope becomes shallower but the charge current still reduced to 0A if the junction temperature is +20°C above the programmed loop set point		-150		mA/°C
BATTERY OVERCURRE	NT PROTECTIO	DN				
Programmable Battery Overcurrent Threshold Alarm	I _{BOVCR}	Overcurrent from BATT to SYS sensed through internal Q _{BAT} FET Programmable range from 3A to 9A in 0.5A/step, default to 4.5A	3		9	А

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
t _{BOVRC}	This is the response time for generating the overcurrent interrupt flag	3	6	10	ms
t _{BOVRC2}	This is the response time from overcurrent interrupt flag to Q _{BAT} turn off		12		1115
I _{BOVRC}			(3 + I _{BATT})/2 2000		μА
I _{SYSPU}		35	50	80	mA
V _{SYSPU}	V _{SYS} rising, 100mV hysteresis	1.9	2.1	2.2	V
tsyspu	Time required for circuit to activate from an unpowered state (i.e., main battery hot insertion)		1		μs
GE WITH NO P	OWER				
			600		Ω
			600		Ω
			300		ms
V_{IH}	4% Hysteresis		0.8 x V _{IO}		V
I _{DETBATB}			0.1	1	μА
	I _{SINK} = 1mA			0.4	V
	V _{SYS} = 5.5V, T _A = +25°C	-1	0	+1	μA
	V _{SYS} = 5.5V, T _A = +85°C		0.1		μΛ
(The threshold	s are calculated for R25 = $10k\Omega$ and β = 34	35k)			
T ₁	V _{THM} /V _{SYS} rising, 2% hysteresis (thermistor temperature falling), default OTP option	71.68	74.18	76.68	%
T ₁	V _{THM} /V _{SYS} rising, 2% hysteresis (thermistor temperature falling), OTP programmable for -7°C (Note 1)	77.51	80.01	82.51	%
	V _{THM} = V _{SYS} or 0V, T _A = +25°C	-0.2	0.01	+0.2	μA
T ₄	V _{THM} /V _{SYS} falling, 2% hysteresis (thermistor temperature rising)	20.44	22.94	25.44	%
	tBOVRC tBOVRC2 IBOVRC ISYSPU VSYSPU tSYSPU TSYSPU (The threshold T1 T1	tBOVRC This is the response time for generating the overcurrent interrupt flag tBOVRC2 This is the response time from overcurrent interrupt flag to QBAT turn off IBOVRC ISYSPU VSYSPU VSYS rising, 100mV hysteresis Time required for circuit to activate from an unpowered state (i.e., main battery hot insertion) IGE WITH NO POWER VIH 4% Hysteresis IDETBATB ISINK = 1mA VSYS = 5.5V, $T_A = +25^{\circ}C$ VSYS = 5.5V, $T_A = +85^{\circ}C$ (The thresholds are calculated for R25 = 10kΩ and $β = 34^{\circ}C$ T1 VTHM/VSYS rising, 2% hysteresis (thermistor temperature falling), default OTP option T1 VTHM/VSYS rising, 2% hysteresis (thermistor temperature falling), OTP programmable for -7°C (Note 1) VTHM VSYS or 0V, $T_A = +25^{\circ}C$ VTHM/VSYS falling, 2% hysteresis	tbovrc This is the response time for generating the overcurrent interrupt flag tbovrc This is the response time from overcurrent interrupt flag to QBAT turn off lbovrc Isyspu Vsys rising, 100mV hysteresis 1.9 Time required for circuit to activate from an unpowered state (i.e., main battery hot insertion) GE WITH NO POWER Vsys = 5.5V, TA = +25°C -1 Vsys = 5.5V, TA = +85°C (The thresholds are calculated for R25 = 10kΩ and β = 3435k) T1 Vsys rising, 2% hysteresis (thermistor temperature falling), default OTP option T1 VTHM/Vsys rising, 2% hysteresis (thermistor temperature falling), OTP programmable for -7°C (Note 1) VTHM/Vsys falling, 2% hysteresis VTHM/Vsys falling, 2% hysteresis VTHM/Vsys falling, 2% hysteresis	tbounce This is the response time for generating the overcurrent interrupt flag 3 6 tbounce This is the response time from overcurrent interrupt flag to Q_{BAT} turn off 12 Ibounce Ibounce (3 + Ibatty)/2 2000 Isyspu 35 50 Vsyspu Vsys rising, 100mV hysteresis 1.9 2.1 Time required for circuit to activate from an unpowered state (i.e., main battery hot insertion) 1 1 IGE WITH NO POWER 600 600 VIH 4% Hysteresis 0.8 x V _{IO} IDETBATB 0.1 0.1 Vsys = 5.5V, Ta = +25°C -1 0 Vsys = 5.5V, Ta = +85°C 0.1 0.1 (The thresholds are calculated for R25 = 10kΩ and β = 3435k) 71.68 74.18 T1 VTHM/Vsys rising, 2% hysteresis (thermistor temperature falling), default OTP option 77.51 80.01 T2 VTHM/Vsys falling, 2% hysteresis (thermistor temperature falling), OTP programmable for -7°C (Note 1) 77.51 80.01 T3 VTHM = Vsys or 0V, Ta = +25°C -0.2 0.01 T4 VTHM = Vsys or 0V, Ta = +25°C -0.2 0.01	This is the response time for generating the overcurrent interrupt flag 3

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OVPDRV INPUT FET						
OVPENB Logic Output Low Threshold	V _{OL} ,OVPENB	I _{SINK} = 200μA, V _{OVPENB} = GND			0.4	V
OVPENB Logic Output High Threshold	V _{OH} , _{OVPENB}	I _{SOURCE} = 200μA, V _{OVPENB} = V _{AVL} = V _{BATT} = 3.6V	0.7 x V _{AVL}			V
CHARGER INDICATOR	(GPIO)					
Output Low Voltage		I _{SINK} = 10mA			0.4	V
Outout High Lookage		V _{SYS} = 5.5V; T _A = +25°C	-1	0	+1	
Output High Leakage		V _{SYS} = 5.5V; T _A = +85°C		0.1		μA
ONKEY						
ONKEY Input Leakage Current	ONKEY I _L	0V < V _{ONKEY} < 5.5V, T _A = +25°C	-1		+1	μА
ONKEY Rising Threshold	V _{ONKEYR}		0.3 x V _{BAT}			V
ONKEY Falling Threshold	V _{ONKEYF}				0.7 x V _{BAT}	V
ONKEY Debounce Timer	ONKEY TDEB	From ONKEY press to buck-on and Q _{BAT} switch ON		800		msecs
MASTER-SLAVE CHARG	GING					
SWI Output High Voltage	V _{OH}	I _{SINK} = 100μA	V _{SYS} - 0.4			V
SWI Output Low Voltage	V _{OL}	I _{SOURCE} = 100μA			0.4	V
SWI Rising Time	T _R	(Note 1)		200		ns
SWI Falling Time	T _F	(Note 1)		200		ns
SWI Input Frequency	F _{SWI}	Inferred to scan test		250		kHz
SWI Turn-On Detection Time	T _{wait_int}	Inferred to scan test		200		μs
SWI Turn-Off Detection Time	T _{off_dly}	Inferred to scan test	50		90	μs
SWI High Time	T _{sH}	Inferred to scan test	5	8	12	μs
SWI Low Time	T _{SL}	Inferred to scan test	5	8	12	μs
SWI Signal Stop Indicate Time	T _{stop}	Inferred to scan test	100			μs
SWI Interrupt Trigger Current	ISWI_FAULT	T _A = +25°C			200	μΑ
SLAVE Input Low Level	V _{IL}	V _{SYS} = 3.6V; T _A = +25°C			0.3 x V _{SYS}	V
SLAVE Input High Level	V _{IH}	V _{SYS} = 3.6V; T _A = +25°C	0.7 x V _{SYS}			V

 $(V_{CHGIN} = 5V, V_{BATT} = 4.2V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Fast-charge current is set for 1.5A. Done current is set for 150mA. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SLAVE Input Hysteresis	V _{IHYS}	V _{SYS} = 3.6V; T _A = +25°C		0.05 x V _{SYS}		V
SLAVE Input Leakage Current	I _{SLAVE}	T _A = +25°C	-1	0	+1	μΑ

Electrical Characteristics—SAFEOUT LDO

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ unless otherwise specified, typical values are for } T_A = +25^{\circ}C.$ Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage (Default ON)		5.0V < V _{CHGIN} < 5.5V, I _{OUT} = 10mA, SAFEOUT = 01 (default)	4.65	4.9	5.15	V
		SAFEOUT = 00		4.85		
Output Voltage		SAFEOUT = 10		4.95		V
		SAFEOUT = 11		3.3		
PSRR (Note 1)		$V_{CHGIN} = 5.5$, F = 100kHz, $C_{OUT} = 1\mu F$		60		dB
Maximum Output Current			60			mA
Output Current Limit				150		mA
Dropout Voltage		V _{CHGIN} = 5V, I _{OUT} = 60mA		120		mV
Load Regulation		V _{CHGIN} = 5.5V, 30μA < I _{OUT} < 30mA		50		mV
Quiescent Supply Current		Not production tested		72		μA
Output Capacitor for Stable Operation (Note1)		0μA < I _{OUT} < 30mA, MAX ESR = 50mΩ	0.7	1		μF
Minimum Output Capacitor for Stable Operation (Note 1)		0μA < I _{OUT} < 30mA, MAX ESR = 50mΩ		0.7		μF
Internal Off-Discharge Resistance				1200		Ω

Electrical Characteristics—SAR ADC

 $(V_{CHGIN} = 5V, V_{BATT} = 3.6V, V_{SYS} = 3.6V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CSP Input Leakage Current	I _{CSP}	T _A = +25°C	-1	0	+1	μΑ

Electrical Characteristics—SAR ADC (continued)

 $(V_{CHGIN} = 5V, V_{BATT} = 3.6V, V_{SYS} = 3.6V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CSN Input Leakage Current	I _{CSN}	T _A = +25°C	-1	0	+1	μA
ADC Resolution	RES			8		Bits
V _{BUS} Voltage Range	V _{BUS_RANGE}	V _{BUS_HV_RANGE} = 0	2.7		6.3	V
V _{BUS} Voltage Measurement Accuracy	V _{BUS_RES}	V _{BUS_HV_RANGE} = 0		14		mV
V _{BUS} Voltage Range	V _{BUS_RANGE}	V _{BUS_HV_RANGE} = 1	6.3		14.7	V
V _{BUS} Voltage Measurement Accuracy	V _{BUS_RES}	V _{BUS_HV_RANGE} = 1		33		mV
V _{BUS} Current Range	IVBUS_RANGE		0		4.1	Α
V _{BUS} Current Measurement Accuracy	lvbus_res			16		mA
V _{BATT} Voltage Range	V _{BATT_RANGE}		2.1		4.9	V
V _{BATT} Voltage Measurement Accuracy	V _{BATT_RES}			11		mV
V _{BATT} Current Range	IVBATT_RANG E		0		3.1	А
V _{BATT} Current Measurement Accuracy	IVBATT_RES			12		mA
I _{REXT} Current Range	I _{REXT_RANGE}		-10		+10	Α
I _{REXT} Current Measurement Accuracy	IREXT_RES			78		mA
Temperature Sensing Range	TEMP_RANG E	In terms of (THMB/THMV)	20		80	%
Temperature Sensing Measurement Accuracy	TEMP_RES	In terms of (THMB/THMV)		0.24		%
THMB Output Drive	V _{ОН_ТНМВ}	I _{OH_THMB} = -0.5mA	V _{SYS} - 0.1			V
THMB Precharge Time	t _{PRE_THMB}			12.7		ms
THMB Operating Range	V _{THMB}		2.8		V _{SYS}	V
THMB Input Leakage	I _{IN_THMB}	THMB = 5V	-1	0	+1	μA
THMV Input Leakage	I _{IN_THMV}		-1	0	+1	μA

Electrical Characteristics—USB Type-C

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{SYS} Voltage	V _{SYS}		2.45		5.5	V

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{BUS} Voltage	V _{BUS}			5	20	V
Va au - Voltago		V _{BUS} present	3.6		5.5	V
V _{CCINT} Voltage	VCCINT	No V _{BUS}	2.45		5.5	
V _{REF} Voltage	V _{REF}		1.24375	1.25	1.25625	V
Oscillator Frequency	Fosc		44	50	56	kHz
COMN1/COMP2 Load Resistor	R _{USB}	Load resistor on COMN1/COMP2	3	6.1	12	ΜΩ
IDCD Supply Voltage Range	V _{DCD}	IDCD enabled and 300kΩ load on DP	3.6		4.5	V
DP/DN Capacitance		All internal resources disconnected—idle state			2	pF
DP/DN Max Operating Voltage	V _{DPDNMAX}				4.5	V
OVDX Comparator Rising Threshold	V _{OVDX_THR}	Rising COMN1/COMP2 threshold with respect to VCC1	0		120	mV
OVDX Comparator Falling Threshold	V _{OVDX_THF}	Falling COMN1/COMP2 threshold with respect to VCC1	-40		+80	mV
V _{DP_SRC} Voltage	V _{DP_SRC} /V _{SR}	Accurate over I _{LOAD} = 0 to 200μA	0.5	0.6	0.7	V
V _{DN_SRC} Voltage	V _{DN_SRC} /V _{SR}	Accurate over I _{LOAD} = 0 to 200μA	0.5	0.6	0.7	V
V _{D33} Voltage	V _{DP/DM_3p3} V _{SRC} /V _{SRC33}	Tested at zero load and at 200µA load	2.6		3.4	V
V _{DAT_REF} Voltage	V _{DAT_REF}		0.25	0.32	0.4	V
V _{LGC} Voltage	V _{LGC}		1.62	1.7	1.9	V
I _{DM_SINK} Current	I _{DM_SINK} /I _{DAT}	Accurate over 0.15V to 3.6V	55	80	105	μA
I _{DP_SRC} Current	I _{DP_SRC} /I _{DCD}	Accurate over 0V to 2.5V	7	10	13	μA
R _{DM_DWN} Resistor	R _{DM_DWN} /R _D WN15		14.25	20	24	kΩ
I _{WEAK} Current	I _{WEAK}		0.01	0.1	0.5	μA
V _{BUS31} Threshold	V _{BUS31}	DP and DN pins, threshold in percent of V _{BUS} voltage 3V < V _{BUS} < 5.5V	26	31	36	%
V _{BUS47} Threshold	V _{BUS47}	DP and DN pins, threshold in percent of V _{BUS} voltage 3V < V _{BUS} < 5.5V	43.3	47	51.7	%
V _{BUS64} Threshold	V _{BUS64}	DP and DN pins, threshold in percent of V _{BUS} voltage 3V < V _{BUS} < 5.5V	57	64	71	%
Charger Detection Debounce	[†] CDDeb		45	50	55	ms
Primary to Secondary Timer	t _{PDSDWait}		27	35	39	ms

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Proprietary Charger Debounce	t _{PRDeb}		5	7.5	10	ms
Data Conact Detect Timeout	t _{DCDtmo}		700	800	900	ms
BC 1.2 State Timeout	t _{TMO}		180	200	220	ms
DP/DN Overvoltage Debounce	t _{OVDxDeb}		90	100	110	μs
V _{BUS} Supply Current Consumption 12V	I _{VBUS}	V _{SYS} = 0V, V _{BUS} = 12V, CC1/CC2 open, CC detection enabled, CCDRPPhase = 00b		185		μA
V _{CONN} Source Requirements		Note: Min may need to be adjusted by resistance of V _{CONN} internal switch at 1W load, for V _{CONNIN} Min > 4.9V	4.75		5.5	V
V _{CONN} Bulk Capacitance	C _{VCONN}	Must be on V _{CONN} source	10		220	μF
CC Pin Operational Voltage Range					5.5	V
CC Pin Voltage in DFP 3.0A Mode	V _{CC_PIN}	Measured at CC pins with 126kΩ load, $I_{DFP3.0_CC}$ enable, and $V_{CCINT} \ge 3.65V$	3.1			V
CC Pin voltage in DFP 1.5A Mode	V _{CC_PIN}	Measured at CC pins with 126kΩ load, $I_{DFP1.5_CC}$ enable, and $V_{CCINT} \ge 2.45V$	1.85			V
CC Pin Clamp Requirements		60μA ≤ I _{CC} _ ≤ 600μA		1.1	1.32	V
CC UFP Pulldown Resistance	R _{DUFP_CC_}		-10%	5.1K	+10%	Ω
CC DFP 0.5A Current Source	I _{DFP0.5} _CC_	0.25V ≤ CC pin voltage ≤ 1.5V	-10%	80	+10%	μA
CC DFP 1.5A Current Source	I _{DFP1.5} _CC_	0.45V ≤ CC pin voltage ≤ 1.5V	-8%	180	+8%	μA
CC DFP 3.0A Current Source	I _{DFP3.0_CC_}	0.85V ≤ CC pin voltage ≤ 2.45V	-8%	330	+8%	μA
CC RA RD Threshold	V _{RA_RD0.5}		0.15	0.2	0.25	V
CC RA RD Hysteresis	V _{RA_RD0.5_} H		0.0		0.03	V
CC UFP 0.5A RD Threshold	V _{UFP_RD0.5}		0.61	0.66	0.7	V
CC UFP 0.5A RD Hysteresis	V _{UFP_RD0.5_H}		0.0		0.03	V
CC UFP 1.5A RD Threshold	V _{UFP_RD1.5}		1.16	1.23	1.31	V
CC UFP 1.5A RD Hysteresis	V _{UFP_RD1.5_} H		0.0		0.03	V

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CC V _{CONN} Detect Threshold	V _V CONN_DET		2.10	2.25	2.4	V
CC V _{CONN} Detect Hysteresis	VVCONN_DET _H			0.015		V
CC DFP V _{OPEN} Detect Threshold	V _{DFP_VOPEN}		1.50	1.575	1.65	V
CC DFP V _{OPEN} Detect Hysteresis	V _{DFP_} VOPEN_ H			0.015		V
CC DFP V _{OPEN} with 3.0A Detect Threshold	V _{DFP_VOPEN3}	V _{CCINT} ≥ 3.5V	2.45	2.6	2.75	V
CC DFP V _{OPEN} with 3.0A Detect Hysteresis	V _{DFP_VOPEN3} A_H	V _{CCINT} ≥ 3.5V	0.0		0.03	V
V Valid	V _{BDET}	Rising	3.8	4.12	4.4	V
V _{BUS} Valid	V _{BDET_h}	Falling hysteresis		0.7		v
V _{BUS} Discharge Value Threshold	V _{SAFE0V}	Falling voltage level where a connected UFP finds V _{BUS} removed	0.6	0.77	0.82	V
V _{BUS} Discharge Value Hysteresis	V _{SAFE0V_h}	Rising hysteresis		100		mV
CC Pin Power-Up Time	t _{ClampSwap}	Max time allowed from removal of voltage clamp till 5.1k resistor attached			15	ms
Type-C CC Pin Detection Debounce	[†] CCDebounce		100		200	ms
Type-C Debounce	t _{PDDebounce}		10		20	ms
Type-C Quick Debounce	t _{QDebounce}		0.9	1	1.1	ms
V _{BUS} Debounce	t _{VBDeb}		9	10	11	ms
V _{SAFE0V} Debounce	t _{VSAFE0VDeb}		9	10	11	ms
Type-C Error Recovery Delay	t _{ErrorRecovery}		25			ms
Type-C DRP Toggle Time	t _{DRP}		50		100	ms
Duty Cycle of DRP Swap		Duty cycle of swap of UFP to DFP roles	30		70	%
DRP Transition Time	t _{DRPTransition}	Time a role swap from DFP to UFP or reverse is completed			1	ms
V _{CONN} Enable Time	tvconnon	Time from when V _{BUS} is supplied in DFP mode in state Attach.DFP.DRPWait			2	ms
V _{CONN} Disable Time	tvconnoff	Time from UFP detached or as directed by I ² C command until V _{CONN} is removed			35	ms
CC Pin Current Change Time	[†] SINKADJ	Time from CC pin changes state in UFP mode till current drawn from DFP reaches new value			60	ms

 $(V_{CHGIN} = 5V, V_{BATT} = 3.8V, T_A = -40^{\circ}C$ to +85°C unless otherwise specified, typical values are for $T_A = +25^{\circ}C$. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{BUS} On time	t _{VBUSON}	Time from UFP is attached till V _{BUS} on, for reference only			275	ms
V _{BUS} Off Time	tvbusoff	Time from UFP is deteched till V _{BUS} reaches VSAFE0V, for reference only			650	ms
BVCEN Output Low Voltage		I _{SINK} = 1mA	0.4			V
BVCEN Output High Voltage		I _{SOURCE} = 1mA			V _{SYS} - 0.4	V
GENERAL						
V _{BUS} Supply Current Consumption 12V CC Detection Disabled		V _{SYS} = 0V, V _{BUS} = 12V, CC1/CC2 open, CC detection disabled, CCDRPPhase = 00b		183		μA
V _{BUS} Supply Current Consumption 5V	I _{VBUS5V}	V _{SYS} = 0V, V _{BUS} = 5V, CC1/CC2 open, CC detection enabled, CCDRPPhase = 00b		131		μA
V _{BUS} Supply Current Consumption 5V CC Detection Disabled	I _{VBUS5V_detdi}	V _{SYS} = 0V, V _{BUS} = 5V, CC1/CC2 open, CC detection disabled, CCDRPPhase = 00b		120		μA
SYS Power Supply Current	Iccsys	V _{BUS} = 0V, V _{SYS} = 4.2V, CC1/CC2 open, CC detection enabled, CCDRPPhase = 00b		45.3		μA
SYS Power Supply Current CC Detection Disabled	Icc _{sys4v2_detdi}	V _{BUS} = 0V, V _{SYS} = 4.2V, CC1/CC2 open, CC detection disabled, CCDRPPhase = 00b		7.2		μA
SYS Power Supply Current 5V	Icc _{sys5v}	V _{BUS} = 0V, V _{SYS} = 5V, CC1/CC2 open, CC detection enabled, CCDRPPhase = 00b		49		μA
SYS Power Supply Current CC Detection Disabled 5V	Icc _{sys5v_detdis}	V _{BUS} = 0V, V _{SYS} = 5V, CC1/CC2 open, CC detection disabled, CCDRPPhase = 00b		10.4		μA
SYS Power Supply Current 3V	Icc _{sys3v}	V _{BUS} = 0V, V _{SYS} = 3V, CC1/CC2 open, CC detection enabled, CCDRPPhase = 00b		40.7		μA
SYS Power Supply Current CC Detection Disabled 3V	Icc _{sys3v_detdis}	V _{BUS} = 0V, V _{SYS} = 3V, CC1/CC2 open, CC detection disabled, CCDRPPhase = 00b		4		μΑ
CC DETECTION						
V _{CONN} On Resistance	R _{VCONN_ON}	200mA load, V _{CONNIN} = 4.9V		0.4	0.75	Ω
CC Pin Clamp Requirements (5.5V)		I _{CC} _≤2mA		5.25	5.5	V

Note 1: Design guidance only, not tested during final test.

Note 2: The CHGIN input must be less than V_{OVLO} and greater than both V_{CHGIN UVLO} and V_{CHGIN2SYS} for the charger to turn on.


USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

- Note 3: The input voltage regulation loop decreases the input current to regulate the input voltage at V_{CHGIN_REG}. If the input current is decreased to I_{CHGIN_REG_OFF} and the input voltage is below V_{CHGIN_REG}, then the charger input is turned off.

 Note 4: Production tested in charger DC-DC low-power mode (CHG_LPM bit = '1).
- **Note 5:** Production tested to ¼ of the threshold with LPM bit = '1 (¼ FET configuration).


Typical Operating Characteristics

 $(T_A = +25 \text{ to } +50^{\circ}\text{C}, \text{ unless otherwise noted.})$



Functional Diagrams

Functional Block Diagram



Detailed Description

Switching Charger

The MAX77860 includes a full featured switch-mode charger for a one-cell lithium ion (Li+) or lithium polymer (Li-polymer) battery. The current limit for CHGIN input is independently programmable from 0 to 4.0A in 33.3mA steps allowing the flexibility for connection to either an AC-to-DC wall charger or a USB port. The CHGIN input current limit default is set between 100mA and 500mA (programmed default).

It also integrates a charging source detector based on signatures from USB D+/D- lines with a USB Type-C connector CC pin detector. The USB data lines are probed using a USB Battery Charging Specification revision 1.2 compliant scheme and additional proprietary charger type detection. Type-C detector supports USB Type-C DRP (dual role port) and other applications.

The synchronous switch-mode DC-DC converter can operate at either 2MHz or 4MHz switching frequency, which is ideal for portable devices due to the flexibility of using small components while eliminating excessive heat generation. The DC-DC converter can be operated in either buck or reverse-boost mode. When charging the battery, the DC-DC converter operates as a buck converter. In this mode, it operates from 3.2V to 14V input source and provides up to 3.15A charging current (programmable) to the battery. When operating in reverse-boost mode, the DC-DC converter uses energy from the main battery to boost the voltage at BYP. The boosted BYP voltage can then be used for the USB OTG function.

The IC makes the best use of the limited adapter power and the battery's power at all times to supply up to 3.15A continuous (4A peak) current from the buck to the system. Additionally, supplement mode provides additional current from the battery to the system up to 4.5A_{RMS}, and the BATT to SYS switch has overcurrent protection (see the <u>Main-Battery Overcurrent Protection</u> section for more information). Adapter power that is not used for the system goes to charge the battery.

Maxim's proprietary process technology allows for low- $R_{DS(ON)}$ devices in a small solution size. The total dropout resistance from adapter power input to the battery is 0.15Ω (typ) assuming that the inductor has 0.04Ω of ESR. This 0.15Ω typical dropout resistance allows for charging a battery up to 3.15A from a 5V supply.

Safety features ensure reliable charging, such as charge timer, watchdog, junction thermal regulation, over/under voltage protection, short circuit protection, etc., are also implemented on the IC.

Features

- Single Input Switch-Mode Battery Charger
 - Adapter/USB Input
 - Up to 14V Adapter Charging (The OVLO level of the external input switch connected to CHGIN should be set lower than MAX77860 OVLO.)
 - Up to 4.0A Input Current Limit (programmable)
- Battery Charge Current (up to 3.15A)
 - · CC, CV, and Die Temperature Control
 - Support for External Battery Disconnect FET
 - Support for Battery Discharge Overcurrent protection up to 6_{ARMS} (programmable)
- Reverse Boost Capability
 - · Supports USB-OTG Accessories
 - Up to 5.1V/2A
 - · Programmable OCP Threshold
- Support for USB Battery Charger rev 1.2 Detection
 - Data Contact Detection (DCD)
 - · Detects all USB defined sources
 - Standard USB Port
 - · Charging Downstream Port

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

- · Dedicated Charging Port
- · Adapter Type Detection
- · Manual Restart of Charger Detection
- Support USB Type-C (rev 1.1) Including:
 - USB Type-C
 - Integrated V_{CONN} Switch
 - CC Pin
 - · Supports 20V Pull (through 10k min external resistor) Source Requirement
 - · Dead Battery Clamp Allowing for Unpowered Upstream Facing Port (UFP) Identification
- Single Safeout LDO
- I²C Serial Interface

USB Data Contact Detection

The USB plugs are designed so that when the plug is inserted into the receptacle, the power pins make contact before the data pins. The result is that V_{CHGIN} makes contact before the data pins make contact.

To ensure that the data pins have made contact, BC 1.2 makes it optional to detect when the data pins have made contact. To detect when the data pins have made contact, the data pins are prebiased so at least one of the data pins changes state. Therefore, when a change in data pin state is detected, the charger proceeds to identify the type of attached port.

DP and DN

The internal USB full speed/low speed transceiver is brought out to the bi-directional data pins DP and DN. These pins are ESD protected up to ± 15 kV. Connect these pins to a USB "B"/costume connector through external 20 Ω series resistors. The IC provides an automatic switchable 1.5k Ω pullup resistor for D- (low speed) and D+ (high speed).

Adapter Detection

When an adapter is present on the V_{CHGIN} , the IC examines the device that is inserted to identify the type of adapter. The possible adapter types are:

- · Dedicated charger
- · Non-compliant dedicated chargers
- Charger downstream port (host or hub)
- USB 2.0 (host or hub) low power
- USB 2.0 (host or hub) high power

Each of these devices have different current capabilities as shown in Table 1.

Table 1. Supported Adapter Types

ADAPTER TYPE	OUTPUT VOLTAGE	OUTPUT CURRENT
Dedicated Charger	4.75V to 5.25V at I _{load} < 500mA 2.0V to 5.25V at I _{load} ≥ 500mA	500mA to Imax
Charger Downstreem Port	4.75V to 5.25V at I _{load} < 500mA	500mA to 900mA for low-speed and full-speed
Charger Downstream Port	2.0V to 5.25V at I _{load} ≥ 500mA	500mA to 1.5A for low-speed and full-speed
Apple 500mA	4.75V to 5.25V at I _{load} < 500mA	500mA maximum
Apple 1A	4.75V to 5.25V at I _{load} < 1A	1A maximum
Apple 2A	4.75V to 5.25V at I _{load} < 2A	2A maximum
Apple 12W	4.75V to 5.25V at I _{load} < 2.4A	2.4A maximum
Samsung 2A	4.75V to 5.25V at I _{load} < 2A	2A maximum

Table 1. Supported Adapter Types (continued)

USB 2.0 Low Power	4.25V to 5.25V	100mA maximum
USB 2.0 High Power	4.75V to 5.25V	500mA maximum

Charging Status Indicator

The IC has a charging status indicator to notify the user of various charging states as shown in Figure 1.




Figure 1. Charging Status Indicator

Dead Battery State

When the battery is dead and below prequal threshold, LED0 is set up to blink with 50ms ON time in 1s period. LEDEN $<1^2$ C> bit is enabled by default.

Pregual Battery State

When the battery is dead and below prequal threshold, LED0 is set up to blink with 50ms ON time in 1s period. The LEDEN<I²C> bit is enabled by default.

Fast-Charge Battery State

When the battery is in fast-charge state, CHGIND LED is set up to be enabled 100%. The LEDEN<I²C> bit can be programmed to disable, but is enabled by default.

Fast-Charge Constant Voltage State

When the battery is in fast-charge state, CHGIND LED is set up to be enabled 100%. The LEDEN<I²C> bit can be programmed to disable, but is enabled by default.

Topoff State

When the battery is in topoff-charge state, CHGIND LED is set up to blink with 50% ON time in 1s. The LEDEN<I²C> bit can be programmed to disable, but is enabled by default.

Done State

When the battery is in done-charge state, CHGIND LED is set up to be disabled.

External Input OVP Driver

The driving circuit of external OVP on the input side is taken from the IC charger. The use of this feature is as follows:

- · Blocking FET from input transient voltage during USB insertion/removal event.
- The polarity of the driving signal logic can be OTP programmable.

Input Current Limit

The default settings of the CHGIN_ILIM and MODE control bits are such that when a charge source is applied to CHGIN, the IC turns its DC-DC converter on in BUCK mode, limits V_{SYS} to V_{BATREG} , and limits the charge source current to 500mA. All control bits are reset on global shutdown.

Input-Voltage Regulation Loop and Adaptive Input Current Limit (AICL)

An input-voltage regulation loop ensures proper charger operation even when it is attached to power sources with poor transient load responses. The loop improves performance with relatively high resistance charge sources that exist when long cables are used or devices are charged with noncompliant USB hub configurations. Additionally, this input-voltage regulation loop improves performance with current limited adapters. If the ICs input current limit is programmed above the current limit threshold of given adapter, the input voltage loop allows the IC to regulate at the current limit of the adapter. Finally, the input-voltage regulation loop allows the IC to perform well with adapters that have poor transient load response times.

The input-voltage regulation loop automatically reduces the input current limit in order to keep the input voltage at V_{CHGIN_REG} . If the input current limit is reduced to $I_{CHGIN_REG_OFF}$ (50mA, typ) and the input voltage is below V_{CHGIN_REG} , then the charger input is turned off. The input-voltage regulation loop automatically reduces the input current limit to keep the input voltage at V_{CHGIN_REG} (programmable). If the input current limit is reduced to I_{CHGIN_REG} (50mA, typ) and the input voltage is below V_{CHGIN_REG} , then the charger input is turned off.

After operating with the input-voltage regulation active, a BYP_I interrupt is generated, BYP_OK is cleared, and BYP_DTLS = 0b1xxx. To optimize input power when working with a current limited charge source, monitor the BYP_DTLS while decreasing the input current limit. When the input current limit is set below the limit of the adapter, the input voltage rises. Although the input current limit is lowered, more power can be extracted from the input source when the input voltage is allowed to rise. For example, optimum use of input-voltage regulation with an adapter programmed to 0.5A current limit and having a cable resistance between $300m\Omega$ and 3Ω .

Battery Detect Input Pin (MDETBATB)

DETBATB is tied to the ID pin of the battery pack. If DETBATB is pulled below 80% of V_{IO} pin voltage, this is an indication that the main battery is present and the battery charger starts upon valid CHGIN. If DETBATB is left unconnected or equal to V_{IO} voltage, this indicates that the battery is not present and the charger does not start upon valid CHGIN, see <u>Figure 4</u>. DETBATB is internally pulled to BATT through an external resistor. The DETBATB status bit is valid when BATT is not present.




Figure 2. DETBATB Internal Circuitry and System Diagram

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

Charge States

The IC utilizes several charging states to safely and quickly charge batteries as shown in <u>Figure 3</u>. An exaggerated view of a Li+/Li-Poly battery is shown in <u>Figure 4</u> when there is no system load and the die and battery are close to room temperature as it progresses through the following charge states:

- 1. Prequalification
- 2. Fast-charge
- 3. Topoff
- 4. Done




Figure 3. Charger State Diagram




Figure 4. Li+/Li-Poly Charge Profile

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

Dead-Battery Prequalification State

As shown in <u>Figure 3</u>, the dead-battery prequalification state occurs when the main-battery voltage is less than V_{PQDB} . After being in this state for t_{SCIDG} , a CHG_I interrupt is generated, CHG_OK is set, and CHG_DTLS is set to 0x00. In the dead-battery prequalification state, charge current into the battery is I_{PODB} .

The following events cause the state machine to exit this state:

- Main battery voltage rises above V_{PODB} and the charger enters the "Low-Battery Pregualification" state.
- If the battery charger remains in this state for longer than t_{PQ}, the charger state machine transitions to the "Timer Fault" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

Note that the dead-battery prequalification state works with battery voltages down to zero volts. The low zero volt operation typically allows this battery charger to recover batteries that have an "open" internal pack protector. Typically, a packs internal protection circuit opens if the battery has experienced an overcurrent, undervoltage, or overvoltage event. When a battery with an "open" internal pack protector is used with this charger, the low-battery prequalification mode current flows into the 0V battery. This current raises the pack's terminal voltage to the point where the internal pack protection switch closes.

Note that a normal battery typically stays in the low-battery prequalification state for several minutes or less. Therefore, a battery that stays in low-battery prequalification state for longer than tpQ might be experiencing a problem.

Fast-Charge Constant Current State

As shown in <u>Figure 3</u>, the fast-charge constant current (CC) state occurs when the main-battery voltage is greater than the low-battery prequalification threshold and less than the battery regulation threshold ($V_{PQLB} < V_{BATREG}$). After being in the fast-charge CC state for t_{SCIDG} , a CHG_I interrupt is generated, CHG_OK is set, and CHG_DTLS = 0x01.

In the fast-charge CC state, the current into the battery is less than or equal to I_{FC} . Charge current can be less than I_{FC} for any of the following reasons:

- The charger input is in input current limit.
- The charger input voltage is low.
- The charger is in thermal foldback.
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events cause the state machine to exit this state:

- When the main battery voltage rises above V_{BATREG}, the charger enters the "Fast Charge (CV)" state.
- If the battery charger remains in this state for longer than t_{FC}, the charger state machine transitions to the "Timer Fault" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

The battery charger dissipates the most power in the fast-charge constant current state. This power dissipation causes the internal die temperature to rise. If the die temperature exceeds T_{REG} , I_{FC} is reduced.

Topoff State

As shown in Figure 3, the topoff state can only be entered from the fast-charge CV state when the charger current decreases below I_{TO} for t_{TERM} . After being in the topoff state for t_{SCIDG} , a CHG_I interrupt is generated, CHG_OK is set, and CHG_DTLS = 0x03. In the topoff state, the battery charger tries to maintain V_{BATREG} across the battery and typically the charge current is less than or equal to I_{TO} .

The smart power selector control circuitry may reduce the charge current lower than the battery may otherwise consume for any of the following reasons:

- The charger input is in input current limit.
- The charger input voltage is low.

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

- The charger is in thermal foldback.
- The system load is consuming adapter current. Note that the system load always gets priority over the battery charge current.

The following events cause the state machine to exit this state:

- After being in this state for the topoff time (t_{TO}), the charger enters the "Done" state.
- If V_{BATT} < V_{BATREG} V_{RSTRT}, the charger goes back to the "Fast-Charge (CC)" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

Done State

As shown in Figure 3, the battery charger enters its done state after the charger has been in the topoff state for t_{TO} . After being in this state for t_{SCIDG} , a CHG_I interrupt is generated, CHG_OK is cleared, and CHG_DTLS = 0x04.

The following events cause the state machine to exit this state:

- If V_{BATT} < V_{BATREG} V_{RSTRT}, the charger goes back to the "Fast-Charge (CC)" state.
- If the watchdog timer is not serviced, the charger state machine transitions to the "Watchdog Suspend" state.

In the done state, the charge current into the battery (I_{CHG}) is 0A. In the done state, the charger presents a very low load (I_{MBDN}) to the battery. If the system load presented to the battery is low (<< 100µA), then a typical system can remain in the done state for many days. If left in the done state long enough, the battery voltage decays below the restart threshold (V_{RSTRT}) and the charger state machine transitions back into the fast-charge CV state. There is no soft-start (di/dt limiting) during the done to fast-charge state transition.

Timer Fault State

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. As shown in Figure 3, the charge timer prevents the battery from charging indefinitely. The time that the charger is allowed to remain in each of its prequalification states is t_{PQ} . The time that the charger is allowed to remain in the fast-charge CC and CV states is t_{FC} , which is programmable with FCHGTIME. Finally, the time that the charger is in the topoff state is t_{TO} , which is programmable with TO_TIME. Upon entering the timer fault state, a CHG_I interrupt is generated without a delay, CHG OK is cleared, and CHG DTLS = 0x06.

In the timer fault state, the charger is off. The charger can exit the timer fault state by programming the charger to be off and then programming it to be on again through the MODE bits. Alternatively, the charger input can be removed and reinserted to exit the timer fault state (see the "ANY STATE" bubble in the upper right of Figure 3).

The IC provides seven (7) power states and one (1) no power state (see register description CHG_CNFG_00 [3:0]). Under power limited conditions, the power path feature maintains SYS and USB-OTG loads at the expense of battery charge current. In addition, the battery supplements the input power when required. Transitions between power states are initiated by detection/removal of valid power sources, OTG events, and undervoltage conditions. Details of the BYP and SYS voltages are provided for each state.

- 1. NO INPUT POWER, MODE = undefined. No input adapter or battery is detected. The charger and system is off. Battery is disconnected and charger is off.
- BATTERY-ONLY, MODE = 0x00. Adapter input is invalid, outside the input voltage operating range (Q_{CHGIN} = off). Battery is connected to power the SYS load (Q_{BAT} = on), and boost is ready to power OTG (boost = standby), see <u>Figure 5</u>.




Figure 5. Battery Only

3. BATTERY-BOOST, MODE = 0x08: Adapter input is invalid outside the input voltage operating range (Q_{CHGIN} = off). Battery is connected to power the SYS load (Q_{BAT} = on) and charger is operating in boost mode (boost = on), see <u>Figure 6</u>.




Figure 6. Battery-Boost

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

4. BATTERY-BOOST (OTG), MODE = 0x0A: OTG is active (Q_{CHGIN} = on). Battery is connected to support SYS and OTG loads (Q_{BAT} = on) and charger is operating in boost mode (boost = on), see <u>Figure 7</u>.




Figure 7. Battery-Boost (OTG)

NO CHARGE-BUCK, MODE = 0x0C: Adapter is detected within the input voltage operating range (Q_{CHGIN} = on). Battery is disconnected (Q_{BAT} = off) and charger is operating in buck mode powering SYS node, see <u>Figure 8</u>.




Figure 8. No Charge-Buck

6. CHARGE-BUCK, MODE = 0x0D: Adapter is detected within the input voltage operating range (Q_{CHGIN} = on). Battery is connected in charge mode (Q_{BAT} = on) and charger is operating in buck mode, see <u>Figure 9</u>.




Figure 9. Charge-Buck

Watchdog Timer

The battery charger provides both a charge timer and a watchdog timer to ensure safe charging. As shown in <u>Figure 3</u>, the watchdog timer protects the battery from charging indefinitely in the event that the host hangs or otherwise cannot communicate correctly. The watchdog timer is disabled by default with WDTEN = 0. To use the watchdog timer feature, enable the feature by setting WDTEN. While enabled, the system controller must reset the watchdog timer within the timer period (t_{WD}) for the charger to operate normally. Reset the watchdog timer by programming WDTCLR = 0x01.

If the watchdog timer expires while the charger is in dead-battery prequalification, low-battery prequalification, fast charge CC or CV, topoff, done, or timer fault, the charging stops, a CHG_I interrupt is generated without a delay, CHG_OK is cleared, and CHG_DTLS indicates that the charger is off because the watchdog timer expired. Once the watchdog timer has expired, the charger may be restarted by programming WDTCLR = 0x01. The SYS node can be supported by the battery and/or the adapter through the DC-DC buck while the watchdog timer has expired.

Thermal Shutdown State

In the IC, the thermistor is monitored to turn off the charger during battery temperature fault events. The battery regulation voltage and current limits are not adjusted. As shown in <u>Figure 3</u>, the thermal shutdown state occurs when the battery charger is in any state and the junction temperature (T_J) is higher than the device's thermal shutdown threshold (T_{SHDN}) or below 0°C. When T_J is close to T_{SHDN} , the charger folds back the input current limit to 0A so the charger and inputs are effectively off as shown in <u>Figure 10</u>. Upon entering this state, CHG_I interrupt is generated without a delay, CHG_OK is cleared, and CHG_DTLS = 0x0A.




Figure 10. Thermal Shutdown Regions

In the thermal shutdown state, the charger is off and timers are suspended. The charger exits the temperature suspend state and returns to the state it came from once the die temperature has cooled. The timers resume once the charger exits this state.

Main Battery Differential Voltage Sense

As shown in <u>Figure 11</u>, BAT_SP and BAT_SN are differential remote sense lines for the main battery. To improve accuracy and decrease charging times, the battery charger voltage sense is based on the differential voltage between BAT_SP and BAT_SN.




Figure 11. Schematic with Parasitic Capacitances

Figure 11 shows the high-current paths of the battery charger along with some example parasitic resistances. A Maxim battery charger without the remote sensing function would typically measure the battery voltage between BATT and GND. In the case of Figure 11, a charge current of 1A measuring from BATT to GND leads to a V_{BATT} that is 40mV higher than the real voltage because of R_{PAR1} and R_{PAR7} ($I_{CHG} \times (R_{PAR1} + R_{PQR7}) = 1A \times 40m\Omega = 40mV$). Since the charger thinks the battery voltage is higher than it actually is, it enters fast-charge CV state sooner and the effective charge time may be extended by 10 minutes (based on real lab measurements). This charger with differential remote sensing does not experience this type of problem because BAT_SP and BAT_SN sense the battery voltage directly. To get the maximum benefit from these sense lines, connect them as close as possible to the main battery connector.

OTG Mode

The DC-DC converter topology of the IC allows it to operate as a forward buck converter or reverse boost converter. The modes of the DC-DC converter are controlled with MODE, and DIS_CD_CTRL (BIT7 of CHG_CNFG_00) has to be enabled. When MODE = 0x09 or 0x0A, the DC-DC converter operates in reverse boost mode allowing it to source current to CHGIN. The two modes allow current to be sourced from CHGIN and are commonly referred to as OTG modes (the term OTG is based off of the Universal Serial Bus's on-the-go concept).

When MODE = 0x09 or 0x0A, the DC-DC converter operates in reverse boost mode, regulates V_{BYP} to $V_{BYP.OTG}$ (5.1V, typ), and the switch from BYP to CHGIN is closed. The current through the BYP to CHGIN switch is limited to the value programmed by OTG_ILIM. The four OTG_ILIM options allow for supplying 500mA or 1500mA to an external load. When the OTG mode is selected, the unipolar CHGIN transfer function measures current going out of CHGIN. When OTG mode is not selected, the unipolar CHGIN transfer function measures current going into CHGIN.

If the external OTG load at CHGIN exceeds ICHGIN.OTG.ILIM, then a BYP_I interrupt is generated, BYP_OK = 0, and

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

BYP_DTLS = 0bxxx1. In response to an overload at CHGIN during OTG mode operation, the BYP to CHGIN switch is latched off. The BYP to CHGIN switches automatically retry in ~468ms. If the overload at CHGIN persists, then the switch toggles on and off with ~52ms on and ~416ms off. Hence, the OTG has an ON duty cycle ~ 11%.

In the IC, the OTG ON duty cycle can be optionally changed to \sim 1.57% with 1.67ms ON time and 104ms OFF time. This option is enabled by OTG_DC in BIT5 of CHG_CNFG_06.

Master-Slave Charging

The IC is designed to support two additional slave chargers making it capable of providing a combined charging current of 9A (3A from MAX77860 and 3A from each slave). The slave charger(s) are only enabled during the CC/CV portion, and are disabled during other modes.

The user is able to set slave charging current by accessing the SLAVE_CC register in the IC using I²C. The IC eventually controls the slave charger using the S-Wire I interface.

The IC protects the battery by choosing the minimum current between SLAVE_CC and charging current commanded by MAXCHARGE. To disable this protection feature, the user may set Dis_Slave_AutoUpdate to overwrite slave charging current according to SLAVE_CC.

The IC also gives two options to sense battery current for fuel gauge usage. The user may indicate their option using the slave pin.

- 1. Internal sense using internal FET.
 - · Connect slave pin to GND.
 - This method should be used when no slave charger is required.
 - Saves cost of 1 external R_{SENSE}.
- 2. External sense using external RSENSE.
- 3. Connect the slave pin to SYS.

This method should be used when slave charger(s) are required.

S-Wire I Timing

Figure 12 shows the timing of S-Wire transfer on SWI.

- 1. SWI goes high to indicate the start of S-WIRE I transmission.
- 2. Twait int is the enable delay for S-Wire I commands after SWI goes high, also indicates slave to turn ON.
- 3. A collection of pulses is transferred as a programming command for any of the three converters.
 - a) A low pulse is defined by T_{sL}.
 - b) A high pulse is defined by T_{sH}
 - c) The desired programming command depends on the number of pulses.
 - d) The number of pulses is determined by the number of rising edge.
- 4. Holding SWI high for $T_{\mbox{\scriptsize stop}}$ to indicate the end of current programming command.
- 5. Multiple programming commands can be repeated at any time after $T_{wait\ int}$.
- 6. Holding SWI low for Toff dly to indicate the end of S-WIRE transmission, also indicates slave to turn OFF.
- 7. SWI1 and SWI2 transmission is purposefully staggered to avoid having both slave chargers turn ON at the same time (Figure 13).




Figure 12. S-Wire Timing Diagram




Figure 13. SW1 and SW2 Transmission

S-Wire Interrupt (Slave Fault Detection)

When a fault condition occurs at slave charger, the fault is reported to the IC and the IC interrupts the AP for slave charger fault condition. The following IC registers are for slave charger faults.

Interrupt Registers

Table 2. Top Level Interrupt

I ² C SLAVE ADDRESS (WRITE)	REGISTER ADDRESS (HEX)	REGISTER NAME	RESET VALUE	ВІТ7	ВІТ6	ВІТ5	BIT4
0xCC	0x22	INTSRC	0x00	RSVD	SLAVE_INT	B2SOVRC_INT	FLED_INT
0xCC	0x23	INTSRCMASK	0xFF	RSVD	SLAVE_INT_MASK	B2SOVRC_INT_MASK	FLED_INT_MASK
BI	Г3	BIT2	BIT2		BIT1	BIT0	
CHGRDET_INT		FG_INT	-	TOP_INT		TOP_INT CHGR_INT	
CHGRDET_	INT_MASK	FG_INT_M	ASK	T	OP_INT_MASK	CHGR_INT_	_MASK

Table 3. Functional Register

I ² C SLAVE ADDRESS (WRITE)	REGISTER ADDRESS (HEX)	REGISTER NAME	RESET VALUE	ВІТ7	ВІТ6	BIT5	BIT4
(******* <i>-</i>)	ADDITEOU (IIEA)	IVAIVIE	VALUE				[

Table 3. Functional	Register	(continued)

0xD2	0x80	SWI_INT	0x00	RSVD	RSVD	RSVD	RSVD
0xD2	0x81	SWI_INT_MASK	0xFF	RSVD	RSVD	RSVD	RSVD
ВІТ3		BIT2		ВІ	T1	Bľ	T0
RSVD		CV_I		SLA\	/E2_I	SLAV	/E1_I
RSV	CV M		SLAV	E2 M	SLAV	E1 M	

Programming the SLAVE Charging Current

The slave charging current is programmable through the S-Wire_I interface in 64-steps of 25mA per step. Slave current should respond only after Tstop completed.

The IC has two pins, e.g., SWI1 and SWI2 to cater to two slaves. SWI1 and SWI2 commands are staggered to avoid both slaves from turning ON at the same time to avoid causing excessively high in-rush current.

ONKEY

ONKEY is an active-low signal with default 1s debounce timer ONKEYTDEB for ship mode release. When no charging source is available at CHGIN, enable DISQIBS bit (DISIBS = 1) with I^2C to set the device in ship mode. Q_{BAT} switch is disabled and SYS is isolated from BAT. With a healthy battery, pressing the ONKEY for longer than ONKEYTDEB re-enables the Q_{BAT} switch and the device exits ship mode.

When the charging source is available at CHGIN, pressing the ONKEY longer than ONKEYTD_long resets V_{SYS} rail. The IC enters buck-off and Q_{BAT} off mode for around 1s (system OFF). After that, Q_{BAT} is automatically turned on and then buck on (system ON). The details are shown in Figure 14.




Figure 14. ONKEY Timing Diagram

Main Battery Overcurrent Protection Due to Fault

The IC protects itself, the battery, and the system from potential damage due to excessive battery discharge current. Excessive battery discharge current may occur in a smartphone for several reasons such as exposure to moisture, a software problem, an IC failure, a component failure, or a mechanical failure that causes a short circuit. The main battery overcurrent protection feature is enabled with B2SOVRC. Disabling this feature reduces the main battery current consumption by I_{MBOVRC}.

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

When the main battery (BATT) to system (SYS) discharge current (I_{BATT}) exceeds the programmed overcurrent threshold for at least t_{MBOVRC}, a BAT_I interrupt is generated, BAT_OK is cleared, and BAT_DTLS reports and overcurrent condition. Typically, when the system's processor detects this overcurrent interrupt it executes a housekeeping routine that tries to mitigate the overcurrent situation. If the processor cannot correct the overcurrent, then it can disable the BATT to SYS discharge path (B2S switch) by driving DISIBS bit to a logic high.




Figure 15. Overcurrent Protection Timing Diagram

There are three different scenarios of how the IC responds to setting the DISIBS bit high depending on the available power source and the state of the charger.

- 1) The IC is only powered from BATT and DISIBS bit is set.
 - 1. Q_{BAT} switch opens.
 - 2. SYS collapses and is allowed to go to 0V.
 - 3. DISIBS holds state.
 - 4. To exit from this state, the user has to plug in a valid input charger, then SYS is powered up and the system wakes up.
- 2) The IC is powered from BATT and CHGIN, the charger buck is not switching, and DISIBS bit is set.
 - 1. Same as above.
 - 2. To exit from this state, the user has to plug in a valid input charger, then SYS is powered up and the system wakes up.
- 3) The IC is powered from BATT and CHGIN, the charger buck is switching, and DISIBS bit is set.
 - 1. DISIBIS bit is ignored.

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

SAFEOUT LDO

The SAFEOUT LDO is a linear regulator that provides programmable output voltages of 3.3V, 4.85V, 4.9V, and 4.95V through I^2C register. It can be used to supply low voltage rated USB systems. The SAFEOUT linear regulator turns on when CHGIN \geq 3.2V regardless if charger is enabled or disabled. SAFEOUT is disabled when CHGIN is greater than the overvoltage threshold. The SAFEOUT LDO integrates high-voltage MOSFET to provide 20V protection at their inputs, which are internally connected to the charger input at CHGIN. SAFEOUT is default ON at 4.9V.

On-Chip ADC

Features

- In normal operating mode, ADC is used to convert voltage, current, and temperature to a digital code.
- Programmable single conversion or continuous conversion (every 1s).
- Optional averaging filter for each channel (channel 0 to 5) with fixed sampling conversion = 3.9kHz, and 2-bit selection to have 2, 4, 8, or 16 points averaging uniform for all channels.
- Optional offset compensation for channel 1 (V_{BUS} current), channel 3 (V_{BATT} current), and channel 4 (I_{REXT} current).

All settings should be programmed before ADC is enabled. Should user need to change the setting, ADC should be disabled first, change the settings and re-enabled back ADC.

Channels available for ADC conversion:

- Channel 0: V_{BUS} voltage, catered for two different voltage ranges programmable by bit V_{BUS} HV RANGE
 - V_{BUS} HV RANGE = 0 : Range = 2.7V to 6.3V, with LSB = 14mV
 - VBUS HV RANGE = 1 : Range = 6.3V to 14.7V, with LSB = 33mV
- Channel 1: V_{BUS} current
 - Range = 0A to 4.1A, with LSB = 16mA
- Channel 2: V_{BATT} voltage
 - Range = 2.1V to 4.9V, with LSB = 11mV
- Channel 3: V_{BATT} current
 - Range = 0A to 3.1A, with LSB = 12mA
- Channel 4: I_{REXT} current
 - Range = -10A to +10A, with LSB = 78mA (2's complement)
- Channel 5: Temperature sensing in terms of (THMV/THMB) ratio
 - Range = 20% to 80%, with LSB = 0.24%

Single Mode and Continuous Mode

When turning on ADC, choose either of these two modes:

- 1. Single mode: ADC turns on only once. When finished converting the required channels, it shuts down automatically and waits for user input to turn on.
- Continuous mode: ADC turns on every 1s to convert the required channels. After it finishes converting, analog circuits are turned off. The digital controller still requests CLK to count for 1s, then turns on the ADC again to do the next conversion.

Averaging Filter

To improve noise immunity for the ADC, the averaging filter function is added. The user is able to choose between 0, 2, 4, 8, and 16 points of averaging. Once the number of points is selected, it is applied to all the channels with filter function enabled. Averaging filters of CH0~CH7 can be enabled or disabled independently. When enabled, ADC turns on every 256µs to take measurement of the filter-enabled channel(s) until 2, 4, 8, or 16 points are done.

USB Type-C

The IC implements USB Type-C and USB BC 1.2 detection. The Type-C block implements a spec compliant DRP with

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

V_{CONN} support allowing easy integration with an external USB PD solution. The BC 1.2 block is integrated into the Type-C state machine such that the BC 1.2 is subordinate to Type-C detection thus solving any possible interaction issues during separate block operations.

Benefits and Features

Supports full USB Battery Charging rev1.2 detection with the following features:

- Data Contact Detection (DCD)
- Detects all USB defined sources:
 - · Standard USB port
 - · Charging downstream port
 - · Dedicated charging port
- Detects Apple power adaptors
- Samsung 2A
- New 3A DCP (requires a compatible power adapter)
- Manual restart of charger detection

Supports full USB Type-C Release1.1 with the following features:

- USB Type-C
 - Dual role port (DRP)
 - · Supports standalone operation
 - Supports USB PD V_{CONN} swap
 - · Supports USB PD power role swap
 - · Disable mode
 - · Error mode
- Integrated V_{CONN} Switch
 - 0.75Ω to either CC1 or CC2
 - External V_{CONN} source up to 5.5V
 - · Bidirectional blocking
- CC Pin
 - Supports 20V pull (through 10k min ext resistor) source requirement
 - · Dead battery clamp allowing for unpowered UFP identification

Register Layout Specifications

Register Map and Detailed Descriptions

The IC has a total of three slave addresses. The slave addresses for top, charger, master/slave, ADC and USB Type-C are listed below. The least significant bit is the read/write indicator (1 for read, 0 for write).

Slave Address of MAX77860:

- Clogic, SAFEOUT LDO (0xCCh/0xCDh)
- Charger, master/slave, ADC (0xD2h/0xD3h)
- USB Type-C (0x4Ah/0x4Bh)

Register Reset Conditions in R Column:

- Type S: Registers are reset each time when SYS < POR (1.55V, typ)
- Type O: Registers are reset each time when SYS < SYS UVLO (2.55V, max), or SYS > SYS OVLO, or die temp > +165°C (or IC transitions from on to off state)

Note: "RSVD" or "Reserved" means reserved: The bit is reserved for future usage.

Top Level I²C Register

Table 4. PMIC Register (0x20)

N	IAME	FUNCTION	ADDR	TYPE	RESET
P۱	/IC ID	PMIC ID	0x00	0	0x60
BIT	MODE	NAME	RESET	DESCRIPTION	
7:4	R	ID	0110	ID of MAX77860	
3:0	R	ID	0000	1 ID OI WAATTOOU	

Table 5. Interrupt Source (0x22)

ı	NAME FUNCTION		ADDR	TYPE	RESET	
IN	TSRC	Interrupt Source	rupt Source 0x22 S 0x0		0x00	
BIT	MODE	NAME	RESET	DESCRIP	TION	
7	R	RSVD	0	Reserved		
6	R	SLAVE_INT	0	Slave Interrupt 0 = No slave interrupt 1 = Slave interrupt detected		
5	R	B2SOVRC_INT	0	Battery to SYS Overcurrent Interrupt 0 = No B2SOVRC interrupt 1 = B2SOVRC interrupt detected		
4	R	RSVD	1	Reserved		
3	R	USBC_INT	0	USB Type-C Interrupt 0 = No interrupt detected in USB Type 1 = Interrupt detected in USB Type-C		
2	R	RSVD	0	Reserved		
1	R	SYS_INT	0	SYS Interrupt 0 = No SYS interrupt detected 1 = SYS interrupt detected		
0	R	CHGR_INT	0	Charger Interrupt 0 = No interrupt detected in charger block 1 = Interrupt detected in charger block		

Table 6. Interrupt Source Mask (0x23)

ı	NAME	FUNCTION	ADDR	TYPE	RESET		
INTS	RCMASK	Interrupt Source Mask	0x23	S 0xFF		S 0xFF	
BIT	MODE	NAME	RESET	DESCRI	PTION		
7	R/W	RSVD	1	Reserved			
6	R/W	SLAVE_INT_MASK	1	Slave Interrupt Mask 0 = Slave interrupt is not masked 1 = Slave interrupt is masked			
5	R/W	B2SOVRC_INT_MASK	1	Battery to SYS Overcurrent Interrupt Mask 0 = B2SOVRC interrupt is not masked 1 = B2SOVRC interrupt is masked			
4	R/W	RSVD	1	Reserved			
3	R/W	USBC_INT_MASK	1	USB Type-C Interrupt Mask			

Table 6. Interrupt Source Mask (0x23) (continued)

ı	NAME	FUNCTION	ADDR	TYPE RESET			
INTS	RCMASK	Interrupt Source Mask	0x23	S	0xFF		
BIT	MODE	NAME	RESET	DESCR	IPTION		
				0 = USB Type-C interrupt is not masked 1 = USB Type-C interrupt is masked			
2	R/W	RSVD	1	Reserved			
1	R/W	SYS_INT_MASK	1	SYS Interrupt Mask 0 = SYS interrupt is not masked 1 = SYS interrupt is masked			
0	R/W	CHGR_INT_MASK	1	Charger Interrupt 0 = Charger interrupt is not masked 1 = Charger interrupt is masked			

Table 7. SYSTEM Interrupt (0x24)

ı	NAME	FUNCTION	ADDR	TYPE	RESET
SYS	SINTSRC	SYS Interrupt Source	0x24	S	0x00
BIT	MODE	NAME	RESET	DESCRI	IPTION
7	R/C	RSVD	0	Reserved	
6	R/C	TSHDN_INT	0	Temp Shutdown Interrupt 0 = No T _{SHDN} interrupt; 1 = T _{SHDN}	interrupt is detected
5	R/C	SYSOVLO_INT	0	SYS OVLO Interrupt 0 = No SYSOVLO interrupt 1 = SYSOVLO interrupt is detected	
4	R/C	SYSUVLO_INT	0	SYS UVLO Interrupt 0 = No SYSUVLO interrupt 1 = SYSUVLO interrupt is detected	
3	R/C	LOWSYS_INT	0	LOWSYS Interrupt 0 = No LOWSYS interrupt 1 = LOWSYS interrupt is detected	
2	R/C	RSVD	0	Reserved	
1	R/C	T140C_INT	0	+140°C Interrupt 0 = No +140°C interrupt 1 = +140°C interrupt is detected; die temp > +140°C	
0	R/C	T120C_INT	0	+120°C Interrupt 0 = No +120°C interrupt 1 = +120°C interrupt is detected; die temp > +120°C	

Table 8. SYSTEM Interrupt Source Mask (0x26)

I	NAME	FUNCTION	ADDR	TYPE	RESET
SYSINTMASK		System Interrupt mask	0x26	S	0xFF
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R/W	RSVD	1	Rese	erved
6	R/W	TSHDN_INT_MASK	1	Temp Shutdown Interrupt Mask 0 = T _{SHDN} interrupt is not masked 1 = T _{SHDN} interrupt is masked	

Table 8. SYSTEM Interrupt Source Mask (0x26) (continued)

ı	NAME	FUNCTION	ADDR	TYPE RESET		
SYSI	NTMASK	System Interrupt mask	0x26	S	0xFF	
BIT	MODE	NAME	RESET	DESCRIP	TION	
5	R/W	SYSOVLO_INT_MASK	1	SYS OVLO Interrupt Mask 0 = SYSOVLO interrupt is not masked 1 = SYSOVLO interrupt is masked		
4	R/W	SYSUVLO_INT_MASK	1	SYS UVLO Interrupt Mask 0 = SYSUVLO interrupt is not masked 1 = SYSUVLO interrupt is masked		
3	R/W	LOWSYS_INT_MASK	1	LOWSYS Interrupt Mask 0 = LOWSYS interrupt is not masked 1 = LOWSYS interrupt is masked		
2	R/W	RSVD	1	Reserved		
1	R/W	T140C_INT_MASK	1	+140°C Interrupt Mask 0 = T140C interrupt is not masked 1 = T140C interrupt is masked		
0	R/W	T120C_INT_MASK	1	120°C Interrupt Mask 0 = T120C interrupt is not masked 1 = T120C interrupt is masked		

Table 9. SAFEOUT Control Register (0xC6)

ı	NAME	FUNCTION	ADDR	TYPE	RESET	
SAFE	OUTCTRL	SAFEOUT Linear regulator control	0xC6	0	0x75	
BIT	MODE	NAME	RESET	DESCRI	PTION	
7	R/W	INT_LDO_EN	0	Internal 2.5V LDO Enable Bit 0 = Disable internal 2.5V LDO 1 = Enable internal 2.5V LDO		
6	R/W	ENSAFEOUT	1	SAFEOUTLDO Enable Bit 0 = Disable SAFEOUT LDO 1 = Enable SAFEOUT LDO		
5	R/W	RSVD	1	Reserved		
4	R/W	ACTDISSAFEO	1	SAFEOUTLDO Active Discharge Enable bit 0 = No active discharge 1 = Active discharge		
3:2	R/W	RSVD	01	Reserved		
1:0	R/W	SAFEOUT[1:0]	01	SAFEOUTLDO Output Voltage Setting 00 = 4.85V; 01 = 4.90V (Default) 10 = 4.95V; 11 = 3.30V		

Charger Registers

Charger Register Details

The ICs charger has convenient default register settings and a complete charger state machine that allows it to be used with minimal software interaction. Software interaction with the register map enhances the charger by allowing a high degree of configurability. An easy-to-navigate interrupt structure and in-depth status reporting allows software to quickly track the charges in the charger's status.

Register Protection

The CHG_CNFG_01, CHG_CNFG_02, CHG_CNFG_03, CHG_CNFG_04, CHG_CNFG_05, and CHG_CNFG07 registers contain settings for static parameters that are associated with a particular system and battery. These "static" settings are typically set once each time the system's microprocessor runs its boot-up initialization code, then they are not changed again until the microprocessor reboots. CHGPROT allows for blocking the "write" access to these "static" settings to protect them from being changed unintentionally. This protection is particularly useful for critical parameters such as the battery charge current CHG_CC and the battery charge Voltage CHG_CV_PRM.

Determine the following registers bit settings by considering the characteristics of the battery. Maxim recommends that CHG_CC be set to the maximum acceptable charge rate for your battery. Typically, there is no need to actively adjust the CHG_CC setting based on the capabilities of the source at CHGIN, system load, or thermal limitations of the PCB. The smart power selector intelligently manages all these parameters to optimize the power distribution:

- Charger Restart Threshold (CHG_RSTRT)
- Fast-Charge Timer (t_{FC}) (FCHGTIME)
- Fast-Charge Current (CHG_CC)
- Topoff Time (TO TIME)
- Topoff Current (TO ITH)
- Battery Regulation Voltage (CHG CV PRM)

Determine the following register bit settings by considering the characteristics of the system:

- Low-Battery Prequalification Enable (PQEN)
- Minimum System Regulation Voltage (MINVSYS)
- Junction Temperature Thermal Regulation Loop Setpoint (REGTEMP)

Interrupt, Mask, Okay, and Detail Registers

The battery charger section of the IC provides detailed interrupt generation and status for the following subblocks:

- Charger Input
- Charger State Machine
- Battery
- Bypass Node

State changes on any subblock report interrupts through the CHG_INT register. Interrupt sources are masked from affecting the hardware interrupt pin when bits in the CHG_INT_MASK register are set. The CHG_INT_OK register provides a single-bit status indication of whether the interrupt generating subblock is okay or not. The full status of interrupt generating subblock is provided in the CHG_DETAILS_00, CHG_DETAILS_01, CHG_DETAILS_02, and CHG_DETAILS_03 registers. Note that CHG_INT, CHG_INT_MASK, and CHG_INT_OK use the same bit position for each interrupt generating block to simplify software development.

Interrupt bits are automatically cleared upon reading a given interrupt register. When all pending CHG_INT interrupts are cleared, the top level interrupt bit is deasserted.

Table 10. Charger Interrupt (0xB0)

1	NAME	FUNCTION	ADDR	TYPE RESET	
CH	IG_INT	Charger interrupt	0xB0	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
0	R/C	BYP_I	0	Bypass Node Interrupt 0 = The BYP_OK bit has not changed since the last time this bit was read. 1 = The BYP_OK bit has changed since the last time this bit was read.	
1	R/C	BAT2SOC_I	0	BAT to SYS Overcurrent Interrupt 0 = The BAT2SOC_OK bit has not changed since the last time this be was read.	

Table 10. Charger Interrupt (0xB0) (continued)

N	NAME	FUNCTION	ADDR	TYPE RESET	
CH	IG_INT	Charger interrupt	0xB0	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
				1 = The BAT2SOC _OK bit has cha read.	nged since the last time this bit was
2	R/C	BATP_I	0	Battery Presence Interrupt 0 = The BATP_OK bit has not changed since the last time this bit was read. 1 = The BATP_OK bit has changed since the last time this bit was read.	
3	R/C	BAT_I	0	Battery Interrupt 0 = The BAT_OK bit has not changed since the last time this bit was read. 1 = The BAT_OK bit has changed since the last time this bit was read.	
4	R/C	CHG_I	0	Charger Interrupt 0 = The CHG_OK bit has not changed since the last time this bit was read. 1 = The CHG_OK bit has changed since the last time this bit was read.	
5	R/C	TOPOFF_I	0	TOPOFF Interrupt 0 = The TOPOFF_OK bit has not changed since the last time this bit was read. 1 = The TOPOFF_OK bit has changed since the last time this bit was read.	
6	R/C	CHGIN_I	0	CHGIN Interrupt 0 = The CHGIN_OK bit has not changed since the last time this bit was read. 1 = The CHGIN_OK bit has changed since the last time this bit was read.	
7	R/C	AICL_CHGINI_I	0	AICL_CHGINI Interrupt 0 = The AICL_CHGINI_OK bit has not changed since the last time this bit was read. 1 = The AICL_CHGINI_OK bit has changed since the last time this bit was read.	

Table 11. Charger Interrupt Mask (0xB1)

1	NAME	FUNCTION	ADDR	TYPE	RESET
CHG_	INT_MASK	Charger interrupt mask	0xB1	O 0xFF	
BIT	MODE	NAME	RESET	DESCRI	PTION
0	R/W	BYP_M	1	Bypass Interrupt Mask 0 = Unmasked 1 = Masked	
1	R/W	BAT2SOC_M	1	Battery to SYS Overcurrent Mask 0 = Unmasked 1 = Masked	
2	R/W	BATP_M	1	Battery Presence Interrupt Mask 0 = Unmasked 1 = Masked	
3	R/W	BAT_M	1	Battery Interrupt Mask	

Table 11. Charger Interrupt Mask (0xB1) (continued)

N	NAME	FUNCTION	ADDR	TYPE	RESET
CHG_I	INT_MASK	Charger interrupt mask	0xB1	0	0xFF
BIT	MODE	NAME	RESET	DESCR	PTION
				0 = Unmasked 1 = Masked	
4	R/W	CHG_M	1	Charger Interrupt Mask 0 = Unmasked 1 = Masked	
5	R/W	TOPOFF_M	1	TOPOFF Interrupt Mask 0 = Unmasked 1 = Masked	
6	R/W	CHGIN_M	1	CHGIN Interrupt Mask 0 = Unmasked 1 = Masked	
7	R/W	AICL_CHGINI_M	1	AICL_CHGINI Interrupt Mask 0 = Unmasked 1 = Masked	

Table 12. Charger Status (0xB2)

N	NAME	FUNCTION	ADDR	TYPE	RESET
CHG	_INT_OK	Charger status	0xB2	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
0	R	BYP_OK	0	Single-Bit Bypass Status Indicatinformation.) 0 = Something powered by the bypasy BYP_DTLS ≠ 0x00. 1 = The bypass node is okay, i.e., Experience of the status of the s	pass node has hit current limit, i.e.,
1	R	BAT2SOC_OK	0	Battery-to-SYS Overcurrent Status Indicator (See BAT2SOC_DTLS for more information.) 0 = Battery to SYS has not hit overcurrent limit. 1 = Battery to SYS has hit overcurrent limit.	
2	R	BATP_OK	0	BAT Present Status Indicator 0 = Main battery is not present. 1 = Main battery is present.	
3	R	BAT_OK	0	Single-Bit Battery Status Indica information.) 0 = The battery has an issue or i.e., BAT_DTLS ≠ 0x03 or 0x04. 1 = The battery is okay, i.e., BAT_D	
4	R	CHG_OK	0	information.) 0 = The charger has suspende CHG_DTLS≠0x00 or 0x01 or 0x02	or 0x03 or 0x05 or 0x08. rger is off, i.e., CHG_DTLS = 0x00
5	R	TOPOFF_OK	0	Single-Bit TOPOFF Indicator (See 0 = The charger is not in TOPOFF 1 = The charger is in TOPOFF state	state.

Table 12. Charger Status (0xB2) (continued)

ı	NAME	FUNCTION	ADDR	TYPE RESET	
CHG	_INT_OK	Charger status	0xB2	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
6	R	CHGIN_OK	0	Single-Bit CHGIN Input Status Indicator (See CHGIN_DTLS for more information.) 0 = The CHGIN input is invalid, i.e., CHGIN_DTLS ≠ 0x03. 1 = The CHGIN input is valid, i.e., CHGIN_DTLS = 0x03.	
7	R	AICL_CHGINI_OK	0	AICL_CHGINI_OK 0 = AICL or/and CHGINI mode. 1 = Not in AICL mode and not in CHGINI mode.	

Table 13. Charger Details 00 (0xB3)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CHG_	DTLS_00	Charger details 00	0xB3	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
0	R	BATP_DTLS	0	Battery Detection Details 0 = Battery presence. 1 = No battery presence.	
1	R	OVPDRV_DTLS	0	OVPDRV FET Details 0 = External OVP FET off. 1 = External OVP FET on.	
2	R	VBUSDET_DTLS	0	V _{BUSDET} Details 0 = V _{BUSDET} above 5.8V (100mV hysteresis). 1 = V _{BUSDET} below 5.7V.	
3	R	RSVD	0	Reserved	
4	R	RSVD	0	Reserved	
6:5	R	CHGIN_DTLS	00	CHGIN Details: • 0x00 = V _{BUS} is invalid. V _{CHGIN} < V _{CHGIN} _UVLO and input voltage regulation loop is not active. • 0x01 = V _{BUS} is invalid. V _{CHGIN} < V _{MBATT} + V _{CHGIN2SYS} and, V _{CHGIN} > V _{CHGIN_UVLO} or input voltage regulation loop is active. • 0x02 = V _{BUS} is invalid. V _{CHGIN} > V _{CHGIN_OVLO} . • 0x03 = V _{BUS} is valid. V _{CHGIN} > V _{CHGIN_UVLO} or input voltage regulation loop is active, V _{CHGIN} > V _{MBATT} + V _{CHGIN2SYS} , V _{CHGIN} < V _{CHGIN} OVLO.	
7	R	RSVD	0	Reserved	

Table 14. Charger Details 01 (0xB4)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CHG_	DTLS_01	Charger details 01	0xB4	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
3:0	R	CHG_DTLS	0000		tery prequalification or low-battery OK = 1, V _{MBATT} < V _{PQLB} , T _J <

Table 14. Charger Details 01 (0xB4) (continued)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CHG_	DTLS_01	Charger details 01	0xB4	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
				T _{JSHDN} . • 0x07 = Charger is in thermistor	TJSHDN- e constant voltage mode, CHG_OK TJSHDN- mode, CHG_OK = 1, V _{MBATT} ≥ mode, CHG_OK = 0, V _{MBATT} > N- t mode, CHG_OK = 0, V _{MBATT} < 11 then V _{MBATT} < V _{BATPQ} , T _J < 12 or suspend mode, CHG_OK = 0, S = 0b001 then V _{MBATT} < V _{PQLB} , er input invalid and/or charger is T _{JSHDN} , CHG_OK = 0.
6:4	R	BAT_DTLS	000	battery, or something else. C charger is in timer fault mode. T CHG_DTLS as 0x06. • 0x03 = The battery is okay ar minimum system voltage (V _{SYS} V _{SYS} is approximately equal to V 0x04 = The battery is okay but if < V _{SYSMIN} . Q _{BAT} is operating V _{SYSMIN} . • 0x05 = The battery voltage is grighted freshold (V _{BATOVF}) or it has within the last 6ms. V _{BATOVF} is target as programmed by CHG_than 56ms, charging is suspendent.	ager than expected to charge. This arrents, an old battery, a damaged charging has suspended and the this condition is also reported in the this condition is also reported in the and its voltage is greater than the smin < Vmbatt. Agent is on and Vmbatt. Its voltage is low: VpQLB <

Table 14. Charger Details 01 (0xB4) (continued)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CHG_	DTLS_01	Charger details 01	0xB4	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R	TREG	0	REGTEMP and the full charge curr 1 = The junction temperature is	s less than the threshold set by rent limit is available. greater than the threshold set by limit may be folding back to reduce

Table 15. Charger Details 02 (0xB5)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CHG_	DTLS_02	Charger details 02	0xB5	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
2:0	R	BYP_DTLS	000	reached within the last 28ms. • 0bx1x = The BYP reverse by limit—this condition persists for the second se	anly because they are all related to y change in these bits generates a axx ay. itch (OTG switch) current limit was post converter has hit its current 28ms. In has hit the max negative demand
3	R	AICL_DTLS	0	AICL Mode Details: 0 = Not in AICL mode; 1 = In AICL mode	
4	R	CHGINI_DTLS	0	CHGINI Mode Details: 0 = Not in CHGINI mode; 1 = In CHGINI mode	
7:5	R	RSVD	000	Reserved	

Table 16. Charger Configuration 00 (0xB7)

N	IAME	FUNCTION	ADDR	TYPE RESET	
CHG_	CNFG_00	Charger configuration 00	0xB7	O 0x05	
BIT	MODE	NAME	RESET	DESCRIPTION	
3:0	R/W	MODE	0101	The FET_DRV switch (Q _{BAT}) is the system. BYP may or may n availability. • 0x01 = 0b0001 = same as 0b00 • 0x02 = 0b0010 = same as 0b00 • 0x03 = 0b0011 = same as 0b00	00.

Table 16. Charger Configuration 00 (0xB7) (continued)

N	AME	FUNCTION	ADDR	TYPE	RESET
CHG_	CNFG_00	Charger configuration 00	0xB7	0	0x05
BIT	MODE	NAME	RESET	DESCR	RIPTION
				voltage to be VBATREG. 0x05 = 0b0101 = charger = on, When there is a valid input, the larger of VSYSMIN and ~VMBAT. 0x06 = 0b0110 = same as 0b10. 0x07 = 0b0111 = same as 0b10. 0x08 = 0b1000 = charger = or, witch (QESUPPORT STEET) and the charger in converter. The BYP voltage is BYP FET is off. OVPDRV FET in converter. The BYP voltage is BYP FET is off. OVPDRV FET in the charger is one on. The FET_DRV switch (QESUPPORT STEET) and VBYPSET is ignored. 0x0A = 0b1010 = charger = or on. The FET_DRV switch (QESUPPORT STEET) is ignored. 0x0B = reserved. 0x0C = 0b1100 = charger = off. When there is a valid input, the VSYS = 4.2V. When the input is voltage equal to VBYPSET. 0x0D = 0b1101 = charger = or on. When there is a valid input input: VSYS is the larger of VSRBAT2SYS. When input is involtage that is equal to VBYPSET. 0x0E = 0b1110 = charger = or on. VSYS = 4.2V and QCHGIN up to ICHGIN.OTG.MAX. Boost in (VBYP.OTG) and VBYPSET is ignover. 0x0F = 0b1111 = charger = or on. VSYS is the larger of VSRBAT2SYS. QCHGIN is on all	1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
4	R/W	WDTEN	0	Watchdog Timer Enable Bit. While reset the watchdog timer within the	enabled, the system controller must be timer period (t _{WD}) for the charger watchdog timer by programming
5	R/W	SPREAD	0	Spread Spectrum Feature 0 = Disabled 1 = Enabled Note: Feature is operational both for 9V a	and 12V CHGIN input voltage. operational for 5V CHGIN input

Table 16. Charger Configuration 00 (0xB7) (continued)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	CNFG_00	Charger configuration 00	0xB7	0	0x05		
BIT	MODE	NAME	RESET	DESCR	IPTION		
				voltage. When feature is not operational, it can be kept enabled without side effects.			
6	R/W	DISIBS	0	MBATT to SYS FET Disable Control 0 = MBATT to SYS FET is controlled by the power path state machine. 1 = MBATT to SYS FET is forced off.			
7	R/W	DIS_USBC_CTRL	0	Disable USB Type-C Control Over Charger 0 = Enabled 1 = Disabled			

Table 17. Charger Configuration 01 (0xB8)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	CNFG_01	Charger configuration 01	0xB8	O R/W (protected with CHGPROT)	0xD8		
BIT	MODE	NAME	RESET	DESCRI	PTION		
2:0	R/W	FCHGTIME	000	Fast-Charge Timer Duration (t_{FC}) 0x00 = Disable; 0x01 = 4 hrs; 0x02 = 6 hrs; 0x03 = 8 hrs; 0x04 = hrs; 0x05 = 12 hrs; 0x06 = 14 hrs; 0x07 = 16 hrs			
3	R/W	FSW	1	Switching Frequency Option 0 : 4MHz; 1 : 2MHz			
5:4	R/W	CHG_RSTRT	01	Charger Restart Threshold 0x00 = 100mV below the value programmed by CHG_CV_PRM. 0x01 = 150mV below the value programmed by CHG_CV_PRM. 0x02 = 200mV below the value programmed by CHG_CV_PRM. 0x03 = Disabled			
6	R/W	LSEL	1	Inductor Selection 0: 0.47μH (for 4MHz option only) 1: 1μH (for 2MHz and 4MHz options)			
7	R/W	PQEN	1	Low-Battery Prequalification Mode Enable 0 = Low-battery prequalification mode is disabled. 1 = Low-battery prequalification mode is enabled.			

Table 18. Charger Configuration 02 (0xB9)

N	IAME	FUNCTION	ADDR	TYPE		RESET					
CHG_	CNFG_02	Charger configuration 02	0xB9	R/W (pro	O R/W (protected with CHGPROT)			0)	(09		
BIT	MODE	NAME	RESET	DESCRIPTION							
5:0	R/W	CHG_CC	001001 (450mA)		urrent lin 3.0A (0x	nit is set (3C) in 5	by these 0mA step	e bits. Th			bled, the om 0.10A

Table 18. Charger Configuration 02 (0xB9) (continued)

N	IAME	FUNCTION	ADDR		TY	PE		RESET			
CHG_	CNFG_02	Charger configuration 02	0xB9	R/W (pro	C otected v) vith CHG	PROT)	0x09			
BIT	MODE	NAME	RESET				DESCR	IPTION			
				0x00	100	0x10	800	0x20	1600	0x30	2400
				0x01	100	0x11	850	0x21	1650	0x31	2450
				0x02	100	0x12	900	0x22	1700	0x32	2500
				0x03	150	0x13	950	0x23	1750	0x33	2550
				0x04	200	0x14	1000	0x24	1800	0x34	2600
				0x05	250	0x15	1050	0x25	1850	0x35	2650
				0x06	300	0x16	1100	0x26	1900	0x36	2700
				0x07	350	0x17	1150	0x27	1950	0x37	2750
				0x08	400	0x18	1200	0x28	2000	0x38	2800
				0x09	450	0x19	1250	0x29	2050	0x39	2850
				0x0A	500	0x1A	1300	0x2A	2100	0x3A	2900
				0x0B	550	0x1B	1350	0x2B	2150	0x3B	2950
				0x0C	600	0x1C	1400	0x2C	2200	0x3C	3000
				0x0D	650	0x1D	1450	0x2D	2250	0x3D	3050
				0x0E	700	0x1E	1500	0x2E	2300	0x3E	3100
				0x0F	750	0x1F	1550	0x2F	2350	0x3F	3150
								can red	uce the	battery o	charger's
7:6	R/W	OTG_ILIM	00	target current by ATJREG. CHGIN Output Current Limit in OTG Mode (I _{CHGIN.OTG.LIM}). When MODE = 0x09 or 0x0A, the CHGIN current limit is set as follows: 00 = 500mA (default); 01 = 900mA; 10 = 1200mA; 11 = 1500mA							

Table 19. Charger Configuration 03 (0xBA)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	CNFG_03	Charger configuration 03	0xBA	O R/W (protected with CHGPROT) 0xDA			
BIT	MODE	NAME	RESET	DESCR	PIPTION		
2:0	R/W	то_ітн	010 (150mA)	Topoff Current Threshold The charger transitions from its fast-charge constant voltage mode to its topoff mode when the charger current decays to the value programmed by this register. This transition generates a CHG_interrupt and causes the CHG_DTLS register to report topoff mode This transition also starts the topoff time as programmed by TO_TIME 0x00 = 100mA; 0x01 = 125mA; 0x02 = 150mA (default); 0x03 = 175mA; 0x04 = 200mA; 0x05 = 250mA; 0x06 = 300mA; 0x07 = 350mA; 0x07 = 350mA; 0x07 = 350mA; 0x08 = 300mA; 0x08 = 300mA; 0x07 = 350mA; 0x08 = 300mA; 0x08			
5:3	R/W	TO_TIME	011 (30min)	Topoff Timer Setting 0x00 = 0 min; 0x01 = 10 min; 0x02 = 20 min; 0x03 = 30 min 0x04 = 40 min; 0x05 = 50 min; 0x06 = 60 min; 0x07 = 70 min			
7:6	R/W	ILIM	11	Program Buck Peak Current Limit 00 : Support I _{CHG} = 3.00A; 01 : Support I _{CHG} = 2.75A			

Table 19. Charger Configuration 03 (0xBA) (continued)

			10 : Support I _{CHG} = 2.50A; 11 : Support I _{CHG} = 2.25A
--	--	--	--

Table 20. Charger Configuration 04 (0xBB)

N	IAME	FUNCTION	ADDR		TYPE		RESET			
CHG_	CNFG_04	Charger configuration 04	0xBB	R/W (prote	O R/W (protected with CHGPROT)			0x80		
BIT	MODE	NAME	RESET			DESCR	RIPTION			
				Primary Charge Termination Voltage Setting When the charger is enabled and the main battery temperature is < T3 if JEITA = "1" or < T4 if JEITA = "0", then the charger's battery regulation voltage (V _{BATREG}) is set by CHG_CV_PRM.						
				Bits	V	Bits	V	Bits	V	
		CHG_CV_PRM	000000 (4.2V)	0x00	4.200	0x09	4.313	0x12	4.425	
				0x01	4.213	0x0A	4.325	0x13	4.438	
5:0	R/W			0x02	4.225	0x0B	4.338	0x14	4.450	
			(4.2 V)	0x03	4.238	0x0C	4.350	0x15	4.463	
				0x04	4.250	0x0D	4.363	0x16	4.475	
				0x05	4.263	0x0E	4.375	0x17	charger's battery M. S V 2 4.425 3 4.438 4 4.450 5 4.463 6 4.475 7 4.488	
				0x06	4.275	0x0F	4.388	0x18	4.500	
				0x07	4.288	0x10	4.400			
				0x08	4.300	0x11	4.413			
7:6	R/W	MINVSYS	10 (3.6V)	Minimum System Regulation Voltage (V _{SYSMIN}) 0x00 = 3.4V; 0x01 = 3.5V; 0x02 = 3.6V; 0x03 = 3.7V						

Table 21. Charger Configuration 05 (0xBC)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	CNFG_05	Charger configuration 05	0xBC	O R/W (protected with CHGPROT) 0x00			
BIT	MODE	NAME	RESET	DESCR	IPTION		
1:0	R/W	CHGIN_OVP	00 (13.7V)	OVP Threshold Selection 00 = 13.7V (default); 01 = 10.2V; 10 = 8.0V; 11 = 5.85V			
3:2	R/W	I_PREQUAL	00 (50mA)	Prequal Current Selection 00 = 50mA (default); 01 = 100mA; 10 = 200mA; 11 = 400mA			
4	R/W	CHGIN_PD_FST	0 (44kΩ)	Enable Stronger Discharge Path in $0:44k\Omega;\ 1:8k\Omega$	CHGIN		
5	R/W	EN_THM_PRECHG	0	Enable long debounce time to allow THM pins precharge time. This useful when the user connects the capacitor to THMB/THMV. 0 : Disable, thermistor debounce = 448µs 1 : Enable, thermistor debounce = 12ms			
7:6	R/W	RSVD	00	Reserved			

Table 22. Charger Configuration 06 (0xBD)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	CNFG_06	Charger configuration 06	0xBD	0	0x80		
BIT	MODE	NAME	RESET	DESCRIPTION			
1:0	R/W	WDTCLR	00	Watchdog Timer Clear Bits. Writing "01" to these bits clears th watchdog timer when the watchdog timer is enabled. 0x00 = The watchdog timer is not cleared. 0x01 = The watchdog timer is cleared. 0x02 = The watchdog timer is not cleared. 0x03 = The watchdog timer is not cleared.			
3:2	R/W	CHGPROT	00	Charger Settings Protection Bits. Writing "11" to these bits unlocks the write capability for the registers who are "Protected with CHGPROT." Writing any value besides "11" locks these registers. 0x00 = Write capability is locked. 0x01 = Write capability is locked. 0x02 = Write capability is locked. 0x03 = Write capability is unlocked.			
4	R/W	MAXOTG_EN	0	MAXOTG Feature Enable Bit 0 = MaxOTG feature is disabled (do 1 = MaxOTG feaure is enabled.	efault).		
5	R/W	OTG_DC	0	OTG Fault Duty Cycle Selection Bit 0 = 10% ON duty cycle when OTG hits current limit (default). 1 = 1% ON duty cycle when OTG hits current limit.			
6	R/W	EN_THM	0	Enable Thermistor Control in Charger 0 = No thermistor control in charger (default). 1 = Have thermistor control in charger. Charging is stopped wher battery temp > 60deg or < 0deg.			
7	R/W	LEDEN	1	Charging Status Indicator LED Enable 0 = Charging status indicator LED is disabled. 1 = Charging status indicator LED is enabled.			

Table 23. Charger Configuration 07 (0xBE)

N	NAME	FUNCTION	ADDR	TYPE	RESET		
CHG_	_CNFG_07	Charger configuration 07	0xBE	O R/W (protected with CHGPROT) 0x30			
BIT	MODE	NAME	RESET	DESCR	IPTION		
1:0	R/W	BOVE	00	Early Battery Overvoltage Setting to Disable Slave Chargers 00 : Disable BOVE feature 01 : BOVE = BATV regulation 10 : BOVE = 1.3% above BATV regulation 11 : BOVE = 2.6% above BATV regulation			
2	R/W	DIS_QBATOFF	0	Disable QBATOFF in case of battery overcurrent hit limit. 0 = Charger controls Q _{BAT} switch; Q _{BAT} is turned off in case battery overcurrent occurs for 6ms. 1 = Q _{BAT} is not turned off when battery overcurrent occurs			
6:3	R/W	REGTEMP	0110	Junction Temperature Thermal Regulation Loop Set Point. To charger's target current limit starts to foldback and the TREG bit is siff the junction temperature is greater than the REGTEMP setpoint. 0x00 = 85°C; 0x01 = 90°C; 0x02 = 95°C; 0x03 = 100°C; 0x04 = 105°0 0x05 = 110°C; 0x06 = 115°C (default); 0x07 = 120°C; 0x08 = 125°0 0x05 = 110°C; 0x06 = 115°C (default); 0x07 = 120°C; 0x08 = 125°0 0x05 = 110°C; 0x08 = 125°0 0x05 = 110°0 0x05 =			

Table 23. Charger Configuration 07 (0xBE) (continued)

N	IAME	FUNCTION	ADDR	TYPE	RESET		
CHG_CNFG_07		Charger configuration 07	0xBE	O R/W (protected with CHGPROT)	0x30		
BIT	MODE	NAME	RESET	DESCRIPTION			
				0x09 = 130°C			
7	R/W	WD_QBATOFF	0	0 : When watchdog timer expires, turn off only the charger. 1 : When watchdog timer expires, turn off buck, charger, and Q _{BA} switch.			

Table 24. Charger Configuration 09 (0xC0)

N	AME	FUNCTION	ADDR		TY	PE			RE	SET			
CHG_	CNFG_09	Charger configuration 09	0xC0		C)			0:	x0F			
BIT	MODE	NAME	RESET				DESCR	RIPTION					
				Maximum Input Current Limit Selection. 7-bit adjustment from 100mA to 4.0A in 33mA steps. Note: The first four codes are all 100mA.									
				Bits	Unit (mA)	Bits	Unit (mA)	Bits	Unit (mA)	Bits	Unit (mA)		
				0x00	100	0x20	1067	0x40	2133	0x60	3200		
				0x01	100	0x21	1100	0x41	2167	0x61	3233		
				0x02	100	0x22	1133	0x42	2200	0x62	3267		
				0x03	100	0x23	1167	0x43	2233	0x63	3300		
				0x04	133	0x24	1200	0x44	2267	0x64	3333		
				0x05	167	0x25	1233	0x45	2300	0x65	3367		
				0x06	200	0x26	1267	0x46	2333	0x66	3400		
	R/W	CHGIN_ILIM	0x0F (0.50A)	0x07	233	0x27	1300	0x47	2367	0x67	3433		
				0x08	267	0x28	1333	0x48	2400	0x68	3467		
				0x09	300	0x29	1367	0x49	2433	0x69	3500		
6:0				0x0A	333	0x2A	1400	0x4A	2467	0x6A	3533		
			, ,	0x0B	367	0x2B	1433	0x4B	2500	0x6B	3567		
				0x0C	400	0x2C	1467	0x4C	2533	0x6C	3600		
				0x0D	433	0x2D	1500	0x4D	2567	0x6D	3633		
				0x0E	467	0x2E	1533	0x4E	2600	0x6E	3667		
				0x0F	500	0x2F	1567	0x4F	2633	0x6F	3700		
				0x10	533	0x30	1600	0x50	2667	0x70	3733		
				0x11	567	0x31	1633	0x51	2700	0x71	3767		
				0x12	600	0x32	1667	0x52	2733	0x72	3800		
				0x13	633	0x33	1700	0x53	2767	0x73	3833		
				0x14	667	0x34	1733	0x54	2800	0x74	3867		
				0x15	700	0x35	1767	0x55	2833	0x75	3900		
				0x16	733	0x36	1800	0x56	2867	0x76	3933		
				0x17	767	0x37	1833	0x57	2900	0x77	3967		

Table 24. Charger Configuration 09 (0xC0) (continued)

N	IAME	FUNCTION	ADDR	TYPE RESET							
CHG_	CNFG_09	Charger configuration 09	0xC0	O 0x0F							
BIT	MODE	NAME	RESET				DESCR	IPTION			
				0x18	800	0x38	1867	0x58	2933	0x78	4000
				0x19	833	0x39	1900	0x59	2967	0x79	4000
				0x1A	867	0x3A	1933	0x5A	3000	0x7A	4000
				0x1B	900	0x3B	1967	0x5B	3033	0x7B	4000
				0x1C	933	0x3C	2000	0x5C	3067	0x7C	4000
				0x1D	967	0x3D	2033	0x5D	3100	0x7D	4000
				0x1E	1000	0x3E	2067	0x5E	3133	0x7E	4000
				0x1F	1033	0x3F	2100	0x5F	3167	0x7F	4000
7	R/W	OVPDRV_CTL	0	0 : OVP	V FET O	is contr	olled by o	harger i	nternal lo	_	C.

Table 25. Charger Configuration 10 (0xC1)

N	IAME	FUNCTION	ADDR	TYPE RESET			
CHG_	CNFG_10	Charger configuration 10	0xC1	0	0x00		
BIT	MODE	NAME	RESET	DESCRIPTION			
0	R/W	DISSKIP	0	Disable Skip Mode During Buck/Charging Mode 0 = Auto buck skip mode; 1 = Disable buck skip mode.			
1	R/W	TODEB_EN	0	Enable MAX77860 Topoff Long Debouncer 0 = MAX77860 topoff deboucer is 56ms; Slave registers are not res when master enters topoff state. 1 = MAX77860 topoff deboucer is set by register "TODEB[1:0]"; Slav registers are reset when master CHG CC < topoff threshold for 56m			
3:2	R/W	TODEB[1:0]	00	Topoff long debounce timer: 00 = 112ms; 01 = 224ms; 10 = 448ms; 10 = 896ms			
7:4	R/W	RSVD	0000	Reserved			

Table 26. Charger Configuration 11 (0xC2)

N	NAME FUNCTION		ADDR		TYPE			RESET			
CHG_	CNFG_11	Charger configuration 11	0xC2	xC2 O		0:	0x00				
BIT	MODE	NAME	RESET	DESCRIPTION							
		VBYPSET	0x00 (3V)	Bypass Target Output Voltage in Boost Mode. 3V (0x00) to $5.8V$ (0x70) in $0.025V$ steps. This setting is valid for the "boost only" mode (MODE = 0x08).							
6:0	R/W			Bits	Unit (V)	Bits	Unit (V)	Bits	Unit (V)	Bits	Unit (V)
				0x00	3.000	0x20	3.800	0x40	4.600	0x60	5.400
				0x01	3.025	0x21	3.825	0x41	4.625	0x61	5.425

Table 26. Charger Configuration 11 (0xC2) (continued)

N	IAME	FUNCTION	ADDR		TY	PE			RE	SET	
CHG_	CNFG_11	Charger configuration 11	0xC2		C)			0	x00	
BIT	MODE	NAME	RESET		DESCRIPTION						
				0x02	3.050	0x22	3.850	0x42	4.650	0x62	5.450
				0x03	3.075	0x23	3.875	0x43	4.675	0x63	5.475
				0x04	3.100	0x24	3.900	0x44	4.700	0x64	5.500
				0x05	3.125	0x25	3.925	0x45	4.725	0x65	5.525
				0x06	3.150	0x26	3.950	0x46	4.750	0x66	5.550
				0x07	3.175	0x27	3.975	0x47	4.775	0x67	5.575
				0x08	3.200	0x28	4.000	0x48	4.800	0x68	5.600
				0x09	3.225	0x29	4.025	0x49	4.825	0x69	5.625
				0x0A	3.250	0x2A	4.050	0x4A	4.850	0x6A	5.650
				0x0B	3.275	0x2B	4.075	0x4B	4.875	0x6B	5.675
				0x0C	3.300	0x2C	4.100	0x4C	4.900	0x6C	5.700
				0x0D	3.325	0x2D	4.125	0x4D	4.925	0x6D	5.725
				0x0E	3.350	0x2E	4.150	0x4E	4.950	0x6E	5.750
				0x0F	3.375	0x2F	4.175	0x4F	4.975	0x6F	5.750
				0x10	3.400	0x30	4.200	0x50	5.000		
				0x11	3.425	0x31	4.225	0x51	5.025		
				0x12	3.450	0x32	4.250	0x52	5.050		
				0x13	3.475	0x33	4.275	0x53	5.075		
				0x14	3.500	0x34	4.300	0x54	5.100		
				0x15	3.525	0x35	4.325	0x55	5.125		
				0x16	3.550	0x36	4.350	0x56	5.150		
				0x17	3.575	0x37	4.375	0x57	5.175		
				0x18	3.600	0x38	4.400	0x58	5.200		
				0x19	3.625	0x39	4.425	0x59	5.225		
				0x1A	3.650	0x3A	4.450	0x5A	5.250		
				0x1B	3.675	0x3B	4.475	0x5B	5.275		
				0x1C	3.700	0x3C	4.500	0x5C	5.300		
				0x1D	3.725	0x3D	4.525	0x5D	5.325		
				0x1E	3.750	0x3E	4.550	0x5E	5.350		
				0x1F	3.775	0x3F	4.575	0x5F	5.375		
7	R/W	RSVD	0	Reserve	ed						

Table 27. Charger Configuration 12 (0xC3)

NAME FUNCTION		FUNCTION	ADDR	TYPE	RESET
CHG_	CNFG_12	Charger configuration 12	0xC3	0	0x44
BIT	MODE	NAME	RESET	DESCRIPTION	

Table 27. Charger Configuration 12 (0xC3) (continued)

3:0	R/W	B2SOVRC	0100	BAT to SYS Overcurrent Threshold 0x00 = Disabled			
5:4	R/W	VCHGIN_REG	00	CHGIN Voltage Regulation Threshold (V _{CHGIN_REG}) Adjustment The CHGIN to GND minimum turn-on threshold (V _{CHGIN_UVLO}) also scales with this adjustment. 0x00 = V _{CHGIN_REG} = 4.2V and V _{CHGIN_UVLO} = 4.5V 0x01 = V _{CHGIN_REG} = 4.6V and V _{CHGIN_UVLO} = 4.9V 0x02 = V _{CHGIN_REG} = 4.7V and V _{CHGIN_UVLO} = 5.0V 0x03 = V _{CHGIN_REG} = 4.8V and V _{CHGIN_UVLO} = 5.1V			
6	R/W	CHGINSEL	1	CHGIN/USB Input Channel Select 0 = Disabled 1 = Enabled			
7	R/W	CHG_LPM	_LPM Charger DC-DC Low-Power Mode 0 = Normal current capability. 1 = Set CHG_LPM to increase efficiency wher less than 900mA.				

USB Type-C Register

Table 28. BC_INT (0x00)

N	IAME	FUNCTION	ADDR	TYPE	RESET	
В	C_INT	Interrupt	0x00	S 0x00		
BIT	MODE	NAME	RESET	DESCRIPTION		
7	R/C	VBUSDet	0	0 : No change; 1 : New V _{BUSDet} sta	atus	
6	R/C	DxOVPI	0	0 : No change; 1 : New DxOVP stat	us	
5	R/C	DNVDATREFI	0	0 : No change; 1 : New DN_VDAT_REF status		
4	R/C	ChgTypRunFl	0	Charge Detection Running Falling (ChgTypRun) Edge Interrupt 0 : No change; 1 : New ChgTypRunF status		
3	R/C	ChgTypRunRI	0	Charge Detection Running Rising (0 : No change; 1 : New ChgTypRur		
2	R/C	PrChgTypI	0	0 : No change; 1 : New PrChgTyp status		
1	R/C	DCDTmol	0	0 : No change; 1 : New DCDTmo status		
0	R/C	ChgTypl	0	0 : No change; 1 : New ChgTyp sta	tus	

Note: Always read CC_INT (0x01) before reading BC_INT (0x00).

Table 29. CC_INT (0x01)

N	IAME	FUNCTION	ADDR	TYPE RESET		
C	C_INT	Interrupt	0x01	S 0x00		
BIT	MODE	NAME	RESET	DESCR	IPTION	
7	R/C	RSVD	0	Reserved		
6	R/C	VSAFE0V_I	0	0 : No change; 1 : New V _{SAFE0V0} status		
5	R/C	DetAbrtl	0	0 : No change; 1 : New DetAbrt status		
4	R/C	RSVD	0	Reserved		
3	R/C	CCPinStatI	0	0 : No change; 1 : New CCPinStat s	status	
2	R/C	CCIStatl	0	0 : No change; 1 : New CCIStat status		
1	R/C	CCVcnStatl	0	0 : No change; 1 : New CCVcnStat status		
0	R/C	CCStatl	0	0 : No change; 1 : New CCStat status		

Table 30. BC_INTMASK (0x02)

N	IAME	FUNCTION	ADDR	TYPE	RESET	
BC_I	NTMASK	Interrupt Mask	0x02	S 0xFF		
BIT	MODE	NAME	RESET	DESCR	IPTION	
7	R/W	VBUSDetM	1	0 : Mask; 1 : Unmask		
6	R/W	DxOVPM	1	0 : Mask; 1 : Unmask		
5	R/W	DNVDATREFM	1	0 : Mask; 1 : Unmask		
4	R/W	ChgTypRunFM	1	0 : Mask; 1 : Unmask		
3	R/W	ChgTypRunRM	1	0 : Mask; 1 : Unmask		
2	R/W	PrChgTypM	1	0 : Mask; 1 : Unmask		
1	R/W	DCDTmoM	1	0 : Mask; 1 : Unmask		
0	R/W	ChgTypM	1	0 : Mask; 1 : Unmask		

Table 31. CC_INTMASK (0x03)

N	IAME	FUNCTION	ADDR	TYPE RESET			
CC_I	NTMASK	Interrupt Mask	0x03	S	0xFF		
BIT	MODE	NAME	RESET	DESCRIPTION			
7	R/W	RSVD	1	Reserved			
5	R/W	VSAFE0V_M	1	0 : Mask; 1 : Unmask			
5	R/W	DetAbrtM	1	0 : Mask; 1 : Unmask			
4	R/W	RSVD	1	Reserved			
3	R/W	CCPinStatM	1	0 : Mask; 1 : Unmask			
2	R/W	CCIStatM	1	0 : Mask; 1 : Unmask			
1	R/W	CCVcnStatM	1	0 : Mask; 1 : Unmask			
0	R/W	CCStatIM	1	0 : Mask; 1 : Unmask			

Table 32. BC_STATUS1 (0x04)

N	IAME	FUNCTION	ADDR	TYPE RESET			
BC_S	STATUS1	Status	0x04	S	0x00		
BIT	MODE	NAME	RESET	DESCRIPTION			
7	R	VBUSDet	0	Status of V _{BUS} Detection 0: V _{BUS} < V _{VBDET} ; 1: V _{BUS} > V _{VBDET}			
6	R	ChgTypRun	0	Charger Detection Running Status 0 : Not running; 1 : Running			
5:3	R	PrChgTyp	0	Output of Proprietary Charger Detection 000 : Unknown; 001 : Samsung 2A; 010 : Apple 0.5A; 011 : Apple 1A; 100 : Apple 2A; 101 : Apple 12W; 110 : 3A DCP (if enabled); 111 : RFU			
2	R	DCDTmo	0	During charger detection, DCD detection timed out. Indicates D+/D-are open. BC1.2 detection continues as required by BC 1.2 specification but SDP most likely is found. 0: No timeout or detection has not run. 1: DCD timeout occurred			
1:0	R	ChgTyp	0	Output of Charger Detection 00: Nothing attached 01: SDP, USB cable attached. 10: CDP, Charging downstream port. Current depends on USE operating speed. 11: DCP, Dedicated charger. Current up to 1.5A.			

Table 33. BC_STATUS2 (0x05)

NAME		FUNCTION	ADDR	TYPE	RESET
BC_STATUS2		Status	0x05	S 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7:2	R	RSVD	0	Reserved	
1	R	DxOVP		0 : Dn and DP < DxOVP; 1 : Dn or	DP > DxOVP
0	R	DNVDATREF	0	0 : Dn < V _{DAT_REF} debounce for t _{CDDeb} 1 : Dn > V _{DAT_REF} debounce for t _{CDDeb}	

Table 34. CC_STATUS1 (0x06)

NAME		FUNCTION	ADDR	TYPE	RESET
CC_S	STATUS1	Status	0x06	S	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:6	R	CCPinStat	0	Output of Active CC Pin 00 : No determination; 01 : CC1 Active 10 : CC2 Active; 11 : RFU	
5:4	R	CCIStat	0	CC Pin Detected Allowed V _{BUS} Cui 00 : Not in UFP mode; 01 : 500mA 10 : 1.5A; 11: 3.0A	rrent in UFP Mode
3	R	CCVcnStat	0	Status of V _{CONN} Output 0 : V _{CONN} disabled; 1 : V _{CONN} enabled	
2:0	R	CCStat	0	CC Pin State Machine Detection 000 : No connection; 001 : UFP	

Table 34. CC_STATUS1 (0x06) (continued)

NAME		FUNCTION	ADDR	TYPE	RESET
CC_STATUS1		Status	Status 0x06		0x00
BIT	MODE	NAME	RESET	DESCRIPTION	
				010 : DFP; 011 : Audio accessory 100 : Debug accessory; 101 : Error 110 : Disabled; 111 : RFU	

Table 35. CC_STATUS2 (0x07)

NAME FUNCTION ADDR TYPE		RESET			
CC_S	STATUS2	Status	0x07	S	0x00
BIT	MODE	NAME	RESET	DESCRI	IPTION
7:4	R	RSVD	0	Reserved	
2	R	VSAFE0V_S	1	0: V _{BUS} < V _{SAFE0V} 1: V _{BUS} > V _{SAFE0V}	
2	R	DetAbrt	1	1: V _{BUS} > V _{SAFE0V} 0: Charger detection runs if ChgDetEn = 1 and V _{BUS} is valid for the debounce time. 1: Charger detection is aborted by Type-C state machine. Charger does not run if ChgDetEn = 1 and V _{BUS} is valid for the debounce time. ChgDetMan allows manual run of charger detection. If charger detection is in progress, DetAbrt = 1 immediately stops the in progress detection.	
1:0	R	RSVD	0	Reserved	

Table 36. BC_CTRL1 (0x08)

N	IAME	FUNCTION	ADDR	TYPE	RESET	
BC_	_CTRL1	Control	0x08	S 0x05		
BIT	MODE	NAME	RESET	DESCRIPTION		
7:6	R/W	RSVD	0	Reserved		
5	R/W	NoAutoIBUS	0	Disabling of automatic input current limit from adapter detection. '0' = Automatic determined using adapter detection. '1' = Current limit setting controlled manually through I ² C.		
4	R/W	3ADCPDet	0	Enable detection of 3A DCP (adds detection step after BC 1. completes to detect presence of 3A DCP – D+/D- short with 2 serie diode clamp). 0 : Not enabled; 1 : Enabled		
3:2	R/W	SfOutCtrl	1	Control Over Safeout LDO 00 : Always disabled 01 : On if a valid CHGIN voltage is present. 10 : Turns on in the following conditions:		
				 ChgDetEn = 1 and CHGIN is v detection running. ChgDetEn = 0 and CHGIN is val 	•	
				11 : RFU		
1	R/W	ChgDetMan	0	Force manual run of charger detecti 0 : Not enabled; 1 : Request manua		

Table 36. BC_CTRL1 (0x08) (continued)

N	IAME	FUNCTION	ADDR	TYPE	RESET
BC_CTRL1		Control	0x08	S 0x05	
BIT	MODE	NAME	RESET	DESCRIPTION	
0	R/W	ChgDetEn	1	Enable Charger Detection 0 : Not enabled; 1 : Enabled (CVBUS > VVBDET.)	Charger detection runs every time

Table 37. BC_CTRL2 (0x09)

N	IAME	FUNCTION	ADDR	TYPE RESET	
BC_	_CTRL2	Control	0x09	Cleared on V _{BUS} Removal	0x00
BIT	MODE	NAME	RESET	DESCRIPTION	
7:6	R/W	RSVD	0	Reserved	
5	R/W	DN_MON_EN	0	0 = Disabled. DNVDATREF is set to 0. 1 = Enabled	
4	R/W	DPDNMan	0	0 = Resources on DP and DN ar (ChgDetEn bit). 1 = Drive voltages on DP and DN values.	, ,
3:2	R/W	DPDrv	0	Force Voltage on DP 00 = Ground (15k resistor to GND); 01 = 0.6V 10 = 3.3V; 11 = Open	
1:0	R/W	DNDrv	0	Force Voltage on DP 00 = Ground (15k resistor to GND); 01 = 0.6V 10 = 3.3V; 11 = Open	

Table 38. CC_CTRL1 (0x0A)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CC	_CTRL1	Control	0x0A	S	0x19
BIT	MODE	NAME	RESET	DESCR	IPTION
7	R/W	CCSrcCurCh	0	Request new pullup value to advertise a new allowed max curre value while in source downstream facing port (DFP) mode. Note: This bit resets to 0 automatically so a read always returns 0. 0: No change request. 1: Request value in CCSrcCur to be read.	
6:5	R/W	CCSrcCur	0	New request value for source mode pullup. Note: This value is latched in when the CCSrcCurCh bit is written to 1. Changes to the pullup value only take place if the operation state is DFP (CCStat = 010b). The pullup value is automatically returned to 0.5A when DFP mode is exited so this value may not represent the actual pullup in use. 00: Request change to 0.5A. 01: Request change to 1.5A. 10: Request change to 3.0A.	
4	R/W	CCSrcSnk	1	11: Reserved Allow State Machine to Enter Sink Mode (UFP) Detection Note: USB PD role swap is allowed to enter sink mode. See the Charger State Diagram for details.	

Table 38. CC_CTRL1 (0x0A) (continued)

N	IAME	FUNCTION	ADDR	TYPE RESET	
CC	_CTRL1	Control	0x0A	S 0x19	
BIT	MODE	NAME	RESET	DESCRIPTION	
				0 : Disable; 1 : Enabled	
3	R/W	CCSnkSrc	1	Allow State Machine to Enter Source Mode (DFP) Detection Note: USB PD role swap is allowed to enter source mode. See the Charger State Diagram for details. 0: Disable; 1: Enabled	
2	R/W	CCDbgEn	0	Enable Detection of Type-C Debug 0 : Disabled; 1 : Enabled	Adapter
1	R/W	CCAudEn	0	Enable Detection of Type-C Audio Adapter 0 : Disabled; 1 : Enabled	
0	R/W	CCDetEn	1	Enable CC Pin Detection. Force sta 0 : Disabled; 1 : Enabled	ate machine to disabled state.

Table 39. CC_CTRL2 (0x0B)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CC	_CTRL2	Control	0x0B	S	0x04
BIT	MODE	NAME	RESET	DESCR	IPTION
7	R/W	CCForceError	0	Bit Resets to 0 After a Write (Read 0 : No action; 1 : Force transition to	
6	R/W	SnkAttachedLock	0	Bit Resets to 0 After a Minimum of 0 : Exit sink attached when V _{BUS} < 1 : Locked in sink attached for a mi	V _{BDET} for more than t _{PDDebounce} .
5	R/W	CCSnkSrcSwp	0	USB PD Power Role Swap from Source to Sink. This bit must be written to 0 once the USB PD controller completes the power role swa sequence. 0: No swap requested; 1: Swap requested	
4	R/W	CCSrcSnkSwp	0	USB PD Power Role Swap from Sink to Source. This bit must be written to 0 once the USB PD controller completes the power role swap sequence. 0: No swap requested; 1: Swap requested	
3	R/W	CCVcnSwp	0	Signal State Machine to Swap V _{CO} (read is always 0) 0 : No change in V _{CONN} role; 1 : Fo	$_{ m NN}$ roles. Bit resets to 0 after a write price change in $V_{ m CONN}$
2	R/W	CCVcnEn	1	Force State of V _{CONN} off (both external boost converter at V _{CONN} switch). 1: Automatic operation based on state machine.	
1	R/W	CCSrcRst	0	Force a reset of the state machine. Immediate transition to unattached.SRC state. Bit resets to 0 after a write (read is always 0). 0 : No reset; 1 : Request reset	
0	R/W	CCSnkRst	0	Force a reset of the State M unattached.SNK state. Bit resets to 0: No reset; 1: Request reset	

Table 40. CC_CTRL3 (0x0C)

N	IAME	FUNCTION	ADDR	TYPE	RESET
CC	_CTRL3	Control	0x0C	S 0x03	
BIT	MODE	NAME	RESET	DESCRIPTION	
7:4	R/W	RSVD	0	Reserved	
3	R/W	CCPreferSink	0	0 : Disabled 1 : Enabled	
2	R/W	CCTrySnk	0	0 : Disabled 1 : Enabled	
1:0	R/W	CCDRPPhase	3	Percent of time device is acting as u = 1 and CCSRCSNK = 1. 00:35%; 01:40%; 10:45%; 11:4	

Table 41. CHGIN_ILIM1 (0x0D)

NAME		FUNCTION	ADDR	TYPE	RESET
CHGIN_ILIM1		Status	0x0D	S 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R	RSVD	0	Reserved	
6:0	R	CHGIN_ILIM	0	Status of charger input current limit set by charger detection HW. 7 bit adjustment from 100mA to 4.0A. Setting 0x01 to 0x03 = 100mA Setting 0x04 to 0x78 = increment 33mA steps Setting 0x78 to 0x7F = 4.0A	

Table 42. CHGIN_ILIM2 (0x0E)

N	IAME	FUNCTION	ADDR	TYPE RESET	
CHG	IN_ILIM2	Status	0x0E	S 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
7:4	R/W	RSVD	0	Reserved	
3	R/W	CHGIN_ILIM_GATE	0	0 : No modification of CHGIN_LIM. 1 : Limit CDP to 1.5A. ChgTyp ≥ 10 (CDP) and PrChgTyp ≥ 00 (unknown) set CHGIN_LIM to 0x2D.	
2:1	R/W	SDP_MAX_CUR	0	0x0 : No modification of CHGIN_LII 0x1 : Limit SDP to 500mA. ChgTyr (unknown) set CHGIN_LIM to 0x0F 0x2 : Limit SDP to 1.0A. ChgTyp (unknown) set CHGIN_LIM to 0x1E 0x3 : Limit SDP to 1.5A. ChgTyp (unknown) set CHGIN_LIM to 0x2D	$0 \ge 01$ (SDP) and PrChgTyp ≥ 000 ≥ 01 (SDP) and PrChgTyp ≥ 000 ⇒ 01 (SDP) and PrChgTyp ≥ 000
0	R/W	CDP_MAX_CUR	0	0 : No gating of CHGIN_LIM setting by BC 1.2 FSM. 1 : Gate changes in CHGIN_LIM until BC 1.2 FSM completes. ChgTypRun ≥ 0	

Master Slave

Table 43. S-Wire Interrupt (0x80)

I	NAME	FUNCTION	ADDR	TYPE RESET	
SV	VI_INT	S-Wire interrupt	0x80	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
7:5	R/C	RSVD	000	Reserved	
4	R/C	SLAVE2_FAULT_I	0	SLAVE2 Fault Interrupt 0 = SLAVE Charger 2 does not have fault since the last time this bit was read. 1 = SLAVE Charger 2 has fault since the last time this bit was read.	
3	R/C	SLAVE1_FAULT_I	0	SLAVE1 Fault Interrupt 0 = SLAVE Charger 1 does not have fault since the last time this bit was read. 1 = SLAVE Charger 1 has fault since the last time this bit was read.	
2	R/C	CV_I	0	1 = SLAVE Charger 1 has fault since the last time this bit was read. CC to CV Interrupt 0 = No CV transition since the last time this bit was read. 1 = Charger transition from CC to CV since the last time this bit was read. Note: This interrupt is only enabled when FGCC = 0 (fuel gauge 0x50<3>).	
1	R/C	SLAVE2_TREG_I	0	SLAVE Charger 2 Thermal Regulation Interrupt 0 = SLAVE2_S has not changed since the last time this bit was read. 1 = SLAVE2_S has changed since the last time this bit was read.	
0	R/C	SLAVE1_TREG_I	0	SLAVE Charger 1 Thermal Regulat 0 = SLAVE1_S has not changed sir 1 = SLAVE1_S has changed since	nce the last time this bit was read.

Table 44. S-Wire Interrupt Mask (0x81)

I	NAME	FUNCTION	ADDR	TYPE	RESET
SWI_I	NT_MASK	S-Wire interrupt Mask	0x81	0	0xFF
BIT	MODE	NAME	RESET	DESCR	IPTION
7:5	R/W	RSVD	111	Reserved	
4	R/W	SLAVE2_FAULT_M	1	SLAVE2 Fault Interrupt Mask 0 = SLAVE Charger 2 fault interrupt is not masked. 1 = SLAVE Charger 2 fault interrupt is masked.	
3	R/W	SLAVE1_FAULT_M	1	SLAVE1 Fault Interrupt Mask 0 = SLAVE Charger 1 fault interrupt is not masked. 1 = SLAVE Charger 1 fault interrupt is masked.	
2	R/W	CV_M	1	CV Interrupt Mask 0 = CV interrupt is not masked. 1 = CV interrupt is masked.	
1	R/W	SLAVE2_TREG_M	1	SLAVE2 Thermal Regulation Interrupt Mask 0 = SLAVE Charger 2 thermal regulation interrupt is not masked. 1 = SLAVE Charger 2 thermal regulation interrupt is masked.	
0	R/W	SLAVE1_TREG_M	1	SLAVE2 Thermal Regulation Interrupt Mask 0 = SLAVE Charger 2 thermal regulation interrupt is not masked. 1 = SLAVE Charger 2 thermal regulation interrupt is masked.	

Table 45. Slave Charger 1 CC (0x82)

I	NAME	FUNCTION	ADDR	TYPE RESET	
SLA	VE1_CC	SLAVE1_CC_Setting	0x82	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
7	R/W	Dis_Slave1_AutoUpdate	0	Disable Slave Charger 1 Min Selector Between Master CC Setting and Slave1 CC Setting 0 = Min selector is on; Final Slave1 CC command to Slave1 = mir (Master CC, Slave1 CC) 1 = Min selector is off; Final Slave1 CC command to Slave1 = Slave1 CC	
6	R/W	RSVD	0	Reserved	
5:0	R/W	SLAVE1_CC[5:0]	000000	Reserved SLAVE Charger 1 Constant Current Setting 0x00h = OFF = 0 pulse 0x01h = OFF = 1 pulse 0x02h = OFF = 2 pulses 0x03h = 100mA = 3 pulses 0x04h = 150mA = 4 pulses 0x05h = 200mA = 5 pulses	

Table 46. Slave Charger 2 CC (0x83)

I	NAME	FUNCTION	ADDR	TYPE RESET	
SLA	VE2_CC	SLAVE2_CC_Setting	0x83	O 0x00	
BIT	MODE	NAME	RESET	DESCR	IPTION
7	R/W	Dis_Slave2_AutoUpdate	0	Disable Slave Charger 2 Min Selector Between Master CC Setting and Slave2 CC Setting 0 = Min selector is on; Final Slave2 CC command to Slave2 = min (Master CC, Slave2 CC) 1 = Min selector is off; Final Slave2 CC command to Slave2 = Slave2 CC	
6	R/W	RSVD	0	Reserved	
5:0	R/W	SLAVE2_CC[5:0]	000000	Reserved SLAVE Charger 2 Constant Current Setting 0x00h = OFF = 0 pulse 0x01h = OFF = 1 pulse 0x02h = OFF = 2 pulses 0x03h = 100mA = 3 pulses 0x04h = 150mA = 4 pulses 0x05h = 200mA = 5 pulses	

Table 47. S-Wire 1 Readback (0x84)

N	NAME	FUNCTION	ADDR	TYPE	RESET
SWI1_I	READBACK	SLAVE1 CC ReadBack	0x84	0	0x00
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R	RSVD	0	Reserved	
6	R	RSVD	0	Reserved	
5:0	R	SWI1_READBACK[5:0]	000000	SLAVE Charger 1 Actual Constant Current Setting. This is a read only register.	

Table 48. S-Wire 2 Readback (0x85)

NAME		FUNCTION	ADDR	TYPE	RESET
SWI2_F	READBACK	SLAVE2 CC ReadBack	0x84	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R	RSVD	0	Reserved	
6	R	RSVD	0	Reserved	
5:0	R	SWI2_READBACK[5:0]	000000	SLAVE Charger 2 Actual Constant Current Setting. This is a read only register.	

Table 49. S-Wire Status (0x86)

ı	NAME	FUNCTION	ADDR	TYPE RESET	
SWI_	STATUS	S-Wire Status	0x86	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:3	R	RSVD	00000	Reserved	
2	R	CV_S	0	MAX77860 Charger CV Status 0 = Charger is not in CV mode. 1 = Charger is in CV mode.	
1	R	SLAVE2_TREG_S	0	SLAVE2 Thermal Regulation Status 0 = SLAVE Charger 2 is not in thermal regulation. 1 = SLAVE Charger 2 is in thermal regulation.	
0	R	SLAVE1_TREG_S	0	SLAVE1 Thermal Regulation Status 0 = SLAVE Charger 1 is not in thermal regulation. 1 = SLAVE Charger 1 is in thermal regulation.	

ADC

Table 50. ADC_CONFIG1 (0x50)

NAME FUNCTION ADDR		TYPE	RESET		
ADC_	CONFIG1	ADC Configuration	0X50	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7	R/W	V _{BUS_HV_RANGE}	0	V _{BUS} Monitoring Range (Channel 0) 0 : 2.7V–6.3V; LSB = 14mV; 1 : 6.3V–14.7V; LSB = 33mV	
6:5	R/W	ADC_Filter<1:0>	00	Averaging filter selection for all channels with filter enabled. 00: 2-Points averaging 01: 4-Points averaging	

Table 50. ADC_CONFIG1 (0x50) (continued)

N	IAME	FUNCTION	ADDR	TYPE RESET	
ADC_	CONFIG1	ADC Configuration	0X50	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
				10: 8-Points averaging 11: 16-Points averaging	
4	R/W	CH4_OffsetCalEn	0	Enable offset calibration on channel 4 (R _{REXT}). 0 : Disable; 1 : Enable	
3	R/W	CH3_OffsetCalEn	0	Enable offset calibration on channel 3 (V _{BATT} current). 0 : Disable; 1 : Enable	
2	R/W	CH1_OffsetCalEn	0	Enable offset calibration on channel 1 (V _{BUS} current). 0 : Disable; 1 : Enable	
1	R/W	MEAS_ADC_CONT	0	ADC Mode 00 : Disable; 01 : Single mode; 10 : Continuous mode 11 : Continuous mode Note: MEAS_ADC_SINGLE is clear to 0 at the end of conversion.	

Table 51. ADC_CONFIG2 (0x51)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_	CONFIG2	ADC Channel Enable	0X51	O 0x00	
BIT	MODE	NAME	RESET	DESCRI	PTION
7	R/W	CH7_Enable	0	Channel 7 Enable (Test Channel) Range = 0.6V to 1.4V; LSB = 3.1mV 0 : Disable; 1 : Enable	
6	R/W	CH6_Enable	0	Channel 6 Enable (Reserved/VCM) Range = 0.6V to 1.4V; LSB = 3.1mV 0 : Disable; 1 : Enable	
5	R/W	CH5_Enable	0	Channel 5 Enable (Temperature in terms of THMV/THMB) Range = 20% to 80%; LSB = 0.24% 0 : Disable; 1 : Enable	
4	R/W	CH4_Enable	0	Channel 4 Enable (I _{REXT} Current) Range = (-10A) to (+10A); LSB = 78mA 0 : Disable; 1 : Enable	
3	R/W	CH3_Enable	0	Channel 3 Enable (V _{BATT} Current) Range = 0A to 3.1A; LSB = 12mA 0 : Disable; 1 : Enable	
2	R/W	CH2_Enable	0	Channel 2 Enable (V _{BATT} Voltage) Range = 2.1V to 4.9V; LSB = 11mV 0 : Disable; 1 : Enable	
1	R/W	CH1_Enable	0	Channel 1 Enable (V _{BUS} Current) Range = 0A to 4.1A; LSB = 16mA 0 : Disable; 1 : Enable	
0	R/W	CH0_Enable	0	Channel 0 Enable (V _{BUS} Voltage) V _{BUS_HV_RANGE} = 0 : Range = 2.7V to 6.3V; LSB = 14mV V _{BUS_HV_RANGE} = 1 : Range = 6.3V to 14.7V; LSB = 33mV 0 : Disable; 1 : Enable	

Table 52. ADC_CONFIG3 (0x52)

N	IAME	FUNCTION	ADDR	TYPE RESET	
ADC_	CONFIG3	ADC Filter Enable	0X52	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7	R/W	CH7_FilterEn	0	Channel 7 Filter Enable; averaging 0 : Disable; 1 : Enable	filter point follows ADC_Filter<1:0>
6	R/W	CH6_FilterEn	0	Channel 6 Filter Enable; averaging filter point follows ADC_Filter<1:0> 0 : Disable; 1 : Enable	
5	R/W	CH5_FilterEn	0	Channel 5 Filter Enable; averaging filter point follows ADC_Filter<1:0> 0 : Disable; 1 : Enable	
4	R/W	CH4_FilterEn	0	Channel 4 Filter Enable; averaging filter point follows ADC_Filter<1:0> 0 : Disable; 1 : Enable	
3	R/W	CH3_FilterEn	0	Channel 3 Filter Enable; averaging 0 : Disable; 1 : Enable	filter point follows ADC_Filter<1:0>
2	R/W	CH2_FilterEn	0	Channel 2 Filter Enable; averaging filter point follows ADC_Filter<1:0> 0 : Disable; 1 : Enable	
1	R/W	CH1_FilterEn	0	Channel 1 Filter Enable; averaging filter point follows ADC_Filter<1:0> 0 : Disable; 1 : Enable	
0	R/W	CH0_FilterEn	0	Channel 0 Filter Enable; averaging 0 : Disable; 1 : Enable	filter point follows ADC_Filter<1:0>

Table 53. ADC_DATA_CH0 (0x53)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_I	DATA_CH0	Data for channel 0	0x53	0	0x00
BIT	MODE	NAME	RESET	DESCRIP	TION
7:0	R	CH0_DATA	0x00h	Channel 0 (V _{BUS} Voltage) Data V _{BUS_HV_RANGE} = 0 0x00h = 2.7V 0xFFh = 6.3V (step = 14mV) V _{BUS_HV_RANGE} = 1 0x00h = 6.3V 0xFFh = 14.7V (step = 33mV)	

Table 54. ADC_DATA_CH1 (0x54)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_0	DATA_CH1	Data for channel 1	0x54	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:0	R	CH1_DATA	0x00h	Channel 1 (V _{BUS} Current) Data 0x00h = 0.0A 0xFFh = 4.1A (step = 16mA)	

Table 55. ADC_DATA_CH2 (0x55)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_0	DATA_CH2	Data for channel 2	0x55	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:0	R	CH2_DATA	0x00h	Channel 2 (V _{BATT} Voltage) Data 0x00h = 2.1A 0xFFh = 4.9V (step = 11mV)	

Table 56. ADC_DATA_CH3 (0x56)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_0	DATA_CH3	Data for channel 3	0x56	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:0	R	CH3_DATA	0x00h	Channel 3 (V _{BATT} Current) Data 0x00h = 0.0A 0xFFh = 3.1A (step = 12mA)	

Table 57. ADC_DATA_CH4 (0x57)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_0	DATA_CH4	Data for channel 4	0x57	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7:0	R	CH4_DATA	0x00h	Channel 4 (V _{BATT} I _{REXT} Current) I 0x00h = 0A 0x7Fh = +10A 0x80h = -10A 0xFFh = 0A (step = 78.125mA)	Data (2's Complement)

Table 58. ADC_DATA_CH5 (0x58)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_0	DATA_CH5	Data for channel 5	0x58	0	0x00
BIT	MODE	NAME	RESET	DESCRIPTION	
7:0	R	CH5_DATA	0x00h	Channel 5 (Temperature Sensing) 0x00h = 20% 0xFFh = 80% (step = 0.24%)	Data (in terms of (THMV/THMB))

Table 59. ADC_DATA_CH6 (0x59)

ı	NAME	FUNCTION	ADDR	TYPE	RESET
ADC_I	DATA_CH6	Data for channel 6	0x59	0	0x00
BIT	MODE	NAME	RESET	DESCRIPTION	

Table 59. ADC_DATA_CH6 (0x59) (continued)

				Channel 6 (Reserved) Data 0x00h = 0.6V
7:0	R	CH6_DATA	0x00h	
				0xFFh = 1.4V (step = 3.1mV) Note: Channel connected to VCM signal internally.

Table 60. ADC_DATA_CH7 (0x5A)

N	IAME	FUNCTION	ADDR	TYPE	RESET
ADC_[DATA_CH7	Data for channel 7	0x5A	0	0x00
BIT	MODE	NAME	RESET	DESCR	IPTION
7:0	R	CH7_DATA	0x00h	Channel 7 (Test) Data 0x00h = 0.6V 0xFFh = 1.4V (step = 3.1mV) Note: Channel connected to TEST	I during test mode.

Table 61. ADC_OFFSET_CH1 (0x5B)

NAME		FUNCTION	ADDR	TYPE	RESET
ADC_OFFSET_CH1		Offset raw data for channel 1	0x5B	0	0x00
BIT	MODE	NAME	RESET	DESCR	RIPTION
7:0	R	CH1_OFFSET	0x00h	, 200	,

Table 62. ADC_OFFSET_CH3 (0x5C)

NAME		FUNCTION	ADDR	TYPE	RESET
ADC_OFFSET_CH3		Offset raw data for channel 3	0x5C	O 0x00	
BIT	MODE	NAME	RESET	DESCRIPTION	
7:0	R	CH3_OFFSET	0x00h	Channel 3 (V _{BAT} Current) Offset Calibration. CH3_OFFSET<7:0> is the readback (raw) code. It can be converted to offset code by the	


Table 62. ADC_OFFSET_CH3 (0x5C) (continued)

following formula:
Readback Code: Ideal Code = Offset Code, Ideal Code = 0x80h
0x00h to 0x80h = -128d : -1.536A
0x7Eh to 0x80h = -2d : -0.024A 0x7Fh to 0x80h = -1d : -0.012A 0x80h to 0x80h = 0d : 0A 0x81h to 0x80h = 1d : 0.012A 0x82h to 0x80h = 2d : 0.024A
0xFFh to 0x80h = 127d : 1.524A
(step = 12mA)

Table 63. ADC_OFFSET_CH4 (0X5D)

NAME		FUNCTION	ADDR	TYPE	RESET
ADC_OFFSET_CH4		Offset raw data for channel 4	0x5D	0	0x00
BIT	MODE	NAME	RESET	DESCRIPTION	
7:0	R	CH4_OFFSET	0x00h		

Typical Application Circuits



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE	
MAX77860EWG+	-40°C to +85°C	81 WLP	
MAX77860EWG+T	-40°C to +85°C	81 WLP	

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

MAX77860

USB Type-C, 3A Switch-Mode Buck Charger with Integrated CC Detection, Reverse Boost, and ADC

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/19	Initial release	_
0.1		Updated cable resistance from " $300 \text{m}\Omega$ to 3Ω " to " $300 \text{m}\Omega$ and 3Ω " in the Input-Voltage Regulation Loop and Adaptive Input Current Limit (AICL) section	32

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.