

The XD14016 quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each XD14016 consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise 12 nV/ $\sqrt{\text{Cycle}}$, f \geq 1.0 kHz typical
- Pin-for-Pin Replacements for XD4016, XD4066 (Note Improved Transfer Characteristic Design Causes More Parasitic Coupling Capacitance than XD4016)
- For Lower R_{ON}, Use The HC4016 High-Speed CMOS Device or The XD14016
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})


Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.


^{1.} Temperature Derating: "D/DW" Packages: $-7.0 \text{ mW/}^{\circ}\text{C}$ From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

PIN ASSIGNMENT




LOGIC DIAGRAM

(1/4 OF DEVICE SHOWN)



BLOCK DIAGRAM



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				−55°C		25°C			125°C		
Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Input Voltage Control Input	1	V _{IL}	5.0 10 15		- - -	- - -	1.5 1.5 1.5	0.9 0.9 0.9		- - -	Vdc
		V _{IH}	5.0 10 15	- - -	- - -	3.0 8.0 13	2.0 6.0 11	- - -	- - -	- - -	Vdc
Input Current Control	-	I _{in}	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	-	C _{in}	- - - -	- - - -	- - - -	- - - -	5.0 5.0 5.0 0.2	- - - -	- - - -	- - - -	pF
Quiescent Current (Per Package) (Note 3)	2,3	I _{DD}	5.0 10 15	- - -	0.25 0.5 1.0	- - -	0.0005 0.0010 0.0015	0.25 0.5 1.0	- - -	7.5 15 30	μAdc
"ON" Resistance $(V_C = V_{DD}, R_L = 10 \text{ k}\Omega)$	4,5,6	R _{ON}									Ω
$(V_{in} = +10 \text{ Vdc})$ $(V_{in} = +0.25 \text{ Vdc}) \text{ V}_{SS} = 0 \text{ Vdc}$ $(V_{in} = +5.6 \text{ Vdc})$			10	- - -	600 600 600	- - -	260 310 310	660 660 660	- - -	840 840 840	
$(V_{in} = +15 \text{ Vdc})$ $(V_{in} = +0.25 \text{ Vdc}) \text{ V}_{SS} = 0 \text{ Vdc}$ $(V_{in} = +9.3 \text{ Vdc})$			15	- - -	360 360 360	- - -	260 260 300	400 400 400	- - -	520 520 520	
Δ "ON" Resistance Between any 2 circuits in a common package (V _C = V _{DD}) (V _{in} = +5.0 Vdc, V _{SS} = -5.0 Vdc) (V _{in} = +7.5 Vdc, V _{SS} = -7.5 Vdc)	-	ΔR _{ON}	5.0 7.5	- -			15 10		_ _		Ω
Input/Output Leakage Current (V _C = V _{SS})	-	-									μAdc
$(V_{in} = +7.5, V_{out} = -7.5 \text{ Vdc})$ $(V_{in} = -7.5, V_{out} = +7.5 \text{ Vdc})$			7.5 7.5	_ _	±0.1 ±0.1	- -	±0.0015 ±0.0015	±0.1 ±0.1	_	±1.0 ±1.0	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


NOTE: All unused inputs must be returned to $V_{\mbox{\scriptsize DD}}$ or $V_{\mbox{\scriptsize SS}}$ as appropriate for the circuit application.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e., the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.

ELECTRICAL CHARACTERISTICS (Note 4) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Typ (Note 5)	Max	Unit
Propagation Delay Time ($V_{SS} = 0 \text{ Vdc}$) V_{in} to V_{out} ($V_C = V_{DD}$, $R_L = 10 \text{ k}\Omega$)	7	t _{PLH} , t _{PHL}	5.0 10 15	- - -	15 7.0 6.0	45 20 15	ns
Control to Output $(V_{in} \leq 10 \text{ Vdc}, \text{ R}_{L} = 10 \text{ k}\Omega)$	8	t _{PHZ} , t _{PLZ} , t _{PZH} , t _{PZL}	5.0 10 15	- - -	34 20 15	120 110 100	ns
Crosstalk, Control to Output (V_{SS} = 0 Vdc) (V_{C} = V_{DD} , R_{in} = 10 k Ω , R_{out} = 10 k Ω , f = 1.0 kHz)	9	-	5.0 10 15	- - -	30 50 100	- - -	mV
Crosstalk between any two switches ($V_{SS} = 0 \text{ Vdc}$) ($R_L = 1.0 \text{ k}\Omega, f = 1.0 \text{ MHz},$ crosstalk = $20 \log_{10} \frac{V_{out1}}{V_{out2}}$)	_	1	5.0	_	- 80	-	dB
Noise Voltage ($V_{SS} = 0 \text{ Vdc}$) ($V_C = V_{DD}$, $f = 100 \text{ Hz}$)	10,11	-	5.0 10 15	- - -	24 25 30	- - -	nV/√Cycle
$(V_C = V_{DD}, f = 100 \text{ kHz})$			5.0 10 15	- - -	12 12 15	- - -	
Second Harmonic Distortion ($V_{SS} = -5.0 \text{ Vdc}$) ($V_{in} = 1.77 \text{ Vdc}$, RMS Centered @ 0.0 Vdc, $R_L = 10 \text{ k}\Omega$, f = 1.0 kHz)	_	-	5.0	_	0.16	_	%
$\begin{split} &\text{Insertion Loss ($V_C = V_{DD}$, $V_{in} = 1.77$ Vdc,} \\ &V_{SS} = -5.0$ Vdc, RMS centered = 0.0$ Vdc, $f = 1.0$ MHz) \\ &I_{IOSS} = 20 log_{10} \frac{V_{out}}{V_{in}}) \\ &(R_L = 1.0 \text{ k}\Omega) \\ &(R_L = 10 \text{ k}\Omega) \\ &(R_L = 100 \text{ k}\Omega) \\ &(R_L = 1.0 \text{ M}\Omega) \end{split}$	12		5.0		2.3 0.2 0.1 0.05	- - -	dΒ
Bandwidth (-3.0 dB) $ (V_C = V_{DD}, V_{in} = 1.77 \text{ Vdc}, V_{SS} = -5.0 \text{ Vdc}, \\ \text{RMS centered @ 0.0 Vdc)} \\ (R_L = 1.0 \text{ k}\Omega) \\ (R_L = 10 \text{ k}\Omega) \\ (R_L = 100 \text{ k}\Omega) \\ (R_L = 1.0 \text{ M}\Omega) $	12,13	BW	5.0	- - - -	54 40 38 37	- - - -	MHz
OFF Channel Feedthrough Attenuation $(V_{SS} = -5.0 \text{ Vdc})$ $(V_C = V_{SS}, 20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{ dB})$ $(R_L = 1.0 \text{ k}\Omega)$ $(R_L = 10 \text{ k}\Omega)$ $(R_L = 100 \text{ k}\Omega)$ $(R_L = 1.0 \text{ M}\Omega)$	-	-	5.0	- - - -	1250 140 18 2.0	- - - -	kHz

^{4.} The formulas given are for typical characteristics only at 25°C.
5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



$$\begin{split} V_{IL} \colon V_{C} \text{ is raised from V}_{SS} \text{ until V}_{C} &= V_{IL}. \\ \text{at V}_{C} &= V_{IL} \colon I_{S} = \pm 10 \ \mu\text{A} \text{ with V}_{in} = V_{SS}, \ V_{out} = V_{DD} \text{ or V}_{in} = V_{DD}, \ V_{out} = V_{SS}. \end{split}$$

 V_{IH} : When V_C = V_{IH} to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation
Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

TYPICAL R_{ON} versus INPUT VOLTAGE




Figure 4. $V_{SS} = 0 V$




Figure 5. R_{ON} Characteristics Test Circuit




Figure 7. Turn-On Delay Time Test Circuit and Waveforms




Figure 9. Noise Voltage Test Circuit




Figure 6. Propagation Delay Test Circuit and Waveforms




Figure 8. Crosstalk Test Circuit




Figure 10. Typical Noise Characteristics




Figure 11. Typical Insertion Loss/Bandwidth Characteristics




Figure 12. Frequency Response Test Circuit




Figure 13. ΔV Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0-to-5 V Digital Control signal is used to directly control a 5 $\rm V_{p-p}$ analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V logic high at the control inputs; $V_{SS} = GND = 0$ V logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example





Figure B. External Germanium or Schottky Clipping Diodes

DIP14



以上信息仅供参考. 如需帮助联系客服人员。谢谢 XINLUDA