

FEATURES

- (For $V^+ = 5V$ and $V^- = 0V$, unless otherwise specified)
- **XBV321-5, V358, and XLV324 are available in Automotive AEC-Q100 Grade 1 & 3 versions**
- **Guaranteed 2.7V and 5V performance**
- **No crossover distortion**
- **Industrial temperature range $-40^{\circ}C$ to $+125^{\circ}C$**
- **Gain-bandwidth product 1 MHz**
- **Low supply current**
- **XBV321-5 130 μA**
- **V358 210 μA**
- **XLV324 410 μA**
- **Rail-to-rail output swing @ 10 k Ω $V^+ - 10 mV$ & $V^- + 65 mV$**
- **V_{CM} Range $-0.2V$ to $V^+ - 0.8V$**

APPLICATIONS



- **Active filters**
- **General purpose low voltage applications**
- **General purpose portable devices**

DESCRIPTION

The V358/XLV324 are low voltage (2.7V to 5.5V) versions of the dual and quad commodity op amps V358/XLV324 (5V to 30V). The XBV321-5 is the single channel version. The XBV321-5/V358 /XLV324 are the most cost effective solutions for applications where low voltage operation, space efficiency, and low price are important. They offer specifications that meet or exceed the familiar V358/XLV324. The XBV321-5/V358/XLV324 have rail-to-rail output swing capability and the input common-mode voltage range includes ground. They all exhibit excellent speed to power ratio, achieving 1 MHz of bandwidth and 1 V/ μs slew rate with low supply current.

The XBV321-5 is available in the space saving 5-Pin SC70, which is approximately half the size of the 5-Pin SOT23. The small package saves space on PC boards and enables the design of small portable electronic devices. It also allows the designer to place the device closer to the signal source to reduce noise pickup and increase signal integrity.

The XBV321-5/V358/XLV324-N have bipolar input and output stages for improved noise performance and higher output current drive.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

ESD Tolerance ⁽³⁾	
Human Body Model	
V358/XLV324	2000V
XBV321-5	900V
Machine Model	100V
Differential Input Voltage	±Supply Voltage
Input Voltage	-0.3V to +Supply Voltage
Supply Voltage (V ⁺ -V ⁻)	5.5V
Output Short Circuit to V ⁺	(4)
Output Short Circuit to V ⁻	(5)
Soldering Information	
Infrared or Convection (30 sec)	260°C
Storage Temp. Range	-65°C to 150°C
Junction Temperature ⁽⁶⁾	150°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC)
- (3) Shorting output to V⁺ will adversely affect reliability.
- (4) Shorting output to V⁻ will adversely affect reliability.
- (5) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / θ_{JA}. All numbers apply for packages soldered directly onto a PC Board.

Operating Ratings ⁽¹⁾

Supply Voltage	2.7V to 5.5V
Temperature Range ⁽²⁾	
XBV321-5/V358/XLV324	-40°C to +125°C
Thermal Resistance (θ _{JA}) ⁽³⁾	
5-pin SC70	478°C/W
5-pin SOT23	265°C/W
8-Pin SOP	190°C/W
8-Pin MSOP	235°C/W
14-Pin SOP	145°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- (2) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / θ_{JA}. All numbers apply for packages soldered directly onto a PC Board.
- (3) All numbers are typical, and apply for packages soldered directly onto a PC board in still air.

2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.0\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
V_{OS}	Input Offset Voltage			1.7	7	mV
TCV_{OS}	Input Offset Voltage Average Drift			5		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current			11	250	nA
I_{OS}	Input Offset Current			5	50	nA
CMRR	Common Mode Rejection Ratio	$0\text{V} \leq V_{\text{CM}} \leq 1.7\text{V}$	50	63		dB
PSRR	Power Supply Rejection Ratio	$2.7\text{V} \leq V^+ \leq 5\text{V}$ $V_O = 1\text{V}$	50	60		dB
V_{CM}	Input Common-Mode Voltage Range	For CMRR ≥ 50 dB	0	-0.2		V
				1.9	1.7	V
V_O	Output Swing	$R_L = 10\text{ k}\Omega$ to 1.35V	$V^+ - 100$	$V^+ - 10$		mV
				60	180	mV
I_S	Supply Current	XBV321-5		80	170	μA
		V358 Both amplifiers		140	340	μA
		XLV324 All four amplifiers		260	680	μA

- (1) All limits are guaranteed by testing or statistical analysis.
 (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.0\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
GBWP	Gain-Bandwidth Product	$C_L = 200\text{ pF}$		1		MHz
Φ_m	Phase Margin			60		Deg
G_m	Gain Margin			10		dB
e_n	Input-Referred Voltage Noise	$f = 1\text{ kHz}$		46		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
i_n	Input-Referred Current Noise	$f = 1\text{ kHz}$		0.17		$\frac{\text{pA}}{\sqrt{\text{Hz}}}$

- (1) All limits are guaranteed by testing or statistical analysis.
 (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 2.0\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
V_{OS}	Input Offset Voltage			1.7	79	mV
TCV_{OS}	Input Offset Voltage Average Drift			5		$\mu\text{V}/^\circ\text{C}$
I_{B}	Input Bias Current			15	250500	nA
I_{OS}	Input Offset Current			5	50150	nA
CMRR	Common Mode Rejection Ratio	$0\text{V} \leq V_{\text{CM}} \leq 4\text{V}$	50	65		dB
PSRR	Power Supply Rejection Ratio	$2.7\text{V} \leq V^+ \leq 5\text{V}$ $V_O = 1\text{V}$, $V_{\text{CM}} = 1\text{V}$	50	60		dB
V_{CM}	Input Common-Mode Voltage Range	For CMRR $\geq 50\text{ dB}$	0	-0.2		V
				4.2	4	V
A_V	Large Signal Voltage Gain (3)	$R_L = 2\text{ k}\Omega$	1510	100		V/mV
V_O	Output Swing	$R_L = 2\text{ k}\Omega$ to 2.5V	$V^+ - 300$ $V^+ - 400$	$V^+ - 40$		mV
		$R_L = 2\text{ k}\Omega$ to 2.5V		120	300400	
		$R_L = 10\text{ k}\Omega$ to 2.5V	$V^+ - 100$ $V^+ - 200$	$V^+ - 10$		mV
		$R_L = 2\text{ k}\Omega$ to 2.5V, 125°C		65	180280	
I_O	Output Short Circuit Current	Sourcing, $V_O = 0\text{V}$	5	60		mA
		Sinking, $V_O = 5\text{V}$	10	160		
I_S	Supply Current	XBV321-5		130	250350	μA
		V358 (both amps)		210	440615	
		XLV324 (all four amps)		410	8301160	

(1) All limits are guaranteed by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

(3) R_L is connected to V^- . The output voltage is $0.5\text{V} \leq V_O \leq 4.5\text{V}$.

5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 2.0\text{V}$, $V_O = V^+/2$ and $R_L > 1\text{M}\Omega$.

Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
SR	Slew Rate	(3)		1		V/ μs
GBWP	Gain-Bandwidth Product	$C_L = 200\text{pF}$		1		MHz
Φ_m	Phase Margin			60		Deg
G_m	Gain Margin			10		dB
e_n	Input-Referred Voltage Noise	$f = 1\text{kHz}$		39		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
i_n	Input-Referred Current Noise	$f = 1\text{kHz}$		0.21		$\frac{\text{pA}}{\sqrt{\text{Hz}}}$

- (1) All limits are guaranteed by testing or statistical analysis.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
- (3) Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.

CONNECTION DIAGRAM




Figure 1. Top View




Figure 2. Top View










Figure 3. Top View

Devices with an asterisk (*) are future products. Please contact the factory for availability.







Typical Performance Characteristics

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.









Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.



Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.



Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.





Figure 33.

Typical Performance Characteristics (continued)


Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.

Non-Inverting Small Signal Pulse Response




TIME (1 μs /div)
Figure 34.

Inverting Large Signal Pulse Response




TIME (1 μs /div)
Figure 35.

Inverting Large Signal Pulse Response




TIME (1 μs /div)
Figure 36.

Inverting Large Signal Pulse Response




TIME (1 μs /div)
Figure 37.

Inverting Small Signal Pulse Response



TIME (1 μs /div)
Figure 38.

Inverting Small Signal Pulse Response



TIME (1 μs /div)
Figure 39.

Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.




Figure 40.




Figure 41.




Figure 42.




Figure 43.




Figure 44.




Figure 45.

Typical Performance Characteristics (continued)

Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^\circ C$.




Figure 46.




Figure 47.




Figure 48.

XLV358D	SOP-8
XLV358-MS	MSOP-8
XBV321-5	SOT23-5
XLV324	SOP-14

APPLICATION INFORMATION

BENEFITS OF THE XBV321-5/V358/XLV324

Size

The small footprints of the XBV321-5/V358/XLV324 packages save space on printed circuit boards, and enable the design of smaller electronic products, such as cellular phones, pagers, or other portable systems. The low profile of the XBV321-5/V358/XLV324 make them possible to use in PCMCIA type III cards.

Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the XBV321-5/V358/XLV324 can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

Simplified Board Layout

These products help you to avoid using long PC traces in your PC board layout. This means that no additional components, such as capacitors and resistors, are needed to filter out the unwanted signals due to the interference between the long PC traces.

Low Supply Current

These devices will help you to maximize battery life. They are ideal for battery powered systems.

Rail-to-Rail Output

Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

Input Includes Ground

Allows direct sensing near GND in single supply operation.

Protection should be provided to prevent the input voltages from going negative more than $-0.3V$ (at $25^{\circ}C$). An input clamp diode with a resistor to the IC input terminal can be used.

Ease of Use and Crossover Distortion

The XBV321-5/V358/XLV324 offer specifications similar to the familiar XL324. In addition, the new XBV321-5/V358/XLV324 effectively eliminate the output crossover distortion. The scope photos in Figure 49 and Figure 50 compare the output swing of the XLV324 and the XL324 in a voltage follower configuration, with $V_S = \pm 2.5V$ and $R_L (= 2 k\Omega)$ connected to GND. It is apparent that the crossover distortion has been eliminated in the new XLV324.




Figure 49. Output Swing of XLV324




Figure 50. Output Swing of XL324

CAPACITIVE LOAD TOLERANCE

The XBV321-5/V358/XLV324 can directly drive 200 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, the circuit in Figure 51 can be used.




Figure 51. Indirectly Driving a Capacitive Load Using Resistive Isolation

In Figure 51, the isolation resistor R_{ISO} and the load capacitor C_L form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of R_{ISO} . The bigger the R_{ISO} resistor value, the more stable V_{OUT} will be. Figure 52 is an output waveform of Figure 51 using 620Ω for R_{ISO} and 510 pF for C_L .




Figure 52. Pulse Response of the XLV324 Circuit in Figure 51

The circuit in Figure 53 is an improvement to the one in Figure 51 because it provides DC accuracy as well as AC stability. If there were a load resistor in Figure 51, the output would be voltage divided by R_{ISO} and the load resistor. Instead, in Figure 53, R_F provides the DC accuracy by using feed-forward techniques to connect V_{IN} to R_L . Caution is needed in choosing the value of R_F due to the input bias current of XBV321-5/V358/XLV324. C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of C_F . This in turn will slow down the pulse response.




Figure 53. Indirectly Driving A Capacitive Load with DC Accuracy

INPUT BIAS CURRENT CANCELLATION

The XBV321-5/V358/XLV324 family has a bipolar input stage. The typical input bias current of XBV321-5/V358/XLV324 is 15 nA with 5V supply. Thus a 100 kΩ input resistor will cause 1.5 mV of error voltage. By balancing the resistor values at both inverting and non-inverting inputs, the error caused by the amplifier's input bias current will be reduced. The circuit in Figure 54 shows how to cancel the error caused by input bias current.





Figure 54. Cancelling the Error Caused by Input Bias Current

TYPICAL SINGLE-SUPPLY APPLICATION CIRCUITS

Difference Amplifier

The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier, in making a differential to single-ended conversion or in rejecting a common mode signal.



$$V_{OUT} = \left(\frac{R1 + R2}{R3 + R4} \right) \frac{R4}{R1} V_2 - \frac{R2}{R1} V_1 + \left(\frac{R1 + R2}{R3 + R4} \right) \frac{R3}{R1} \cdot \frac{V^+}{2}$$

for $R1 = R3$ and $R2 = R4$

$$V_{OUT} = \frac{R2}{R1} (V_2 - V_1) + \frac{V^+}{2}$$

Figure 55. Difference Amplifier

Instrumentation Circuits

The input impedance of the previous difference amplifier is set by the resistors R_1 , R_2 , R_3 , and R_4 . To eliminate the problems of low input impedance, one way is to use a voltage follower ahead of each input as shown in the following two instrumentation amplifiers.

Three-Op-Amp Instrumentation Amplifier

The quad XLV324 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 56.





Figure 56. Three-Op-Amp Instrumentation Amplifier

The first stage of this instrumentation amplifier is a differential-input, differential-output amplifier, with two voltage followers. These two voltage followers assure that the input impedance is over 100 MΩ. The gain of this instrumentation amplifier is set by the ratio of R_2/R_1 . R_3 should equal R_1 , and R_4 equal R_2 . Matching of R_3 to R_1 and R_4 to R_2 affects the CMRR. For good CMRR over temperature, low drift resistors should be used. Making R_4 slightly smaller than R_2 and adding a trim pot equal to twice the difference between R_2 and R_4 will allow the CMRR to be adjusted for optimum performance.

Two-Op-Amp Instrumentation Amplifier

A two-op-amp instrumentation amplifier can also be used to make a high-input-impedance DC differential amplifier (Figure 57). As in the three-op-amp circuit, this instrumentation amplifier requires precise resistor matching for good CMRR. R_4 should equal R_1 and, R_3 should equal R_2 .



$$V_0 = \left(1 + \frac{R_4}{R_3}\right)(V_2 - V_1), \text{ where } R_1 = R_4 \text{ and } R_2 = R_3$$


As shown: $V_0 = 2(V_2 - V_1)$

Figure 57. Two-Op-Amp Instrumentation Amplifier

Single-Supply Inverting Amplifier

There may be cases where the input signal going into the amplifier is negative. Because the amplifier is operating in single supply voltage, a voltage divider using R_3 and R_4 is implemented to bias the amplifier so the input signal is within the input common-mode voltage range of the amplifier. The capacitor C_1 is placed between the inverting input and resistor R_1 to block the DC signal going into the AC signal source, V_{IN} . The values of R_1 and C_1 affect the cutoff frequency, $f_c = 1/2\pi R_1 C_1$.

As a result, the output signal is centered around mid-supply (if the voltage divider provides $V^+/2$ at the non-inverting input). The output can swing to both rails, maximizing the signal-to-noise ratio in a low voltage system.




$$V_{OUT} = -\frac{R_2}{R_1} V_{IN}$$

Figure 58. Single-Supply Inverting Amplifier

ACTIVE FILTER

Simple Low-Pass Active Filter

The simple low-pass filter is shown in Figure 59. Its low-frequency gain ($\omega \rightarrow 0$) is defined by $-R_3/R_1$. This allows low-frequency gains other than unity to be obtained. The filter has a -20 dB/decade roll-off after its corner frequency f_c . R_2 should be chosen equal to the parallel combination of R_1 and R_3 to minimize errors due to bias current. The frequency response of the filter is shown in Figure 60.



$$A_L = -\frac{R_3}{R_1}$$

$$f_c = \frac{1}{2\pi R_3 C_1}$$

$$R_2 = R_1 \parallel R_3$$

Figure 59. Simple Low-Pass Active Filter




Figure 60. Frequency Response of Simple Low-Pass Active Filter in Figure 11

Note that the single-op-amp active filters are used in the applications that require low quality factor, $Q (\leq 10)$, low frequency (≤ 5 kHz), and low gain (≤ 10), or a small value for the product of gain times $Q (\leq 100)$. The op amp should have an open loop voltage gain at the highest frequency of interest at least 50 times larger than the gain of the filter at this frequency. In addition, the selected op amp should have a slew rate that meets the following requirement:

$$\text{Slew Rate} \geq 0.5 \times (\omega_H V_{OPP}) \times 10^{-6} \text{ V}/\mu\text{sec} \quad (1)$$

where ω_H is the highest frequency of interest, and V_{OPP} is the output peak-to-peak voltage.

Sallen-Key 2nd-Order Active Low-Pass Filter

The Sallen-Key 2nd-order active low-pass filter is illustrated in Figure 61. The DC gain of the filter is expressed as

$$A_{LP} = \frac{R_3}{R_4} + 1 \quad (2)$$

Its transfer function is

$$\frac{V_{OUT}}{V_{IN}}(s) = \frac{\frac{1}{C_1 C_2 R_1 R_2} A_{LP}}{s^2 + s \left(\frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2} \right) + \frac{1}{C_1 C_2 R_1 R_2}} \quad (3)$$




Figure 61. Sallen-Key 2nd-Order Active Low-Pass Filter

The following paragraphs explain how to select values for R_1 , R_2 , R_3 , R_4 , C_1 , and C_2 for given filter requirements, such as A_{LP} , Q , and f_c .

The standard form for a 2nd-order low pass filter is

$$\frac{V_{OUT}}{V_{IN}}(s) = \frac{A_{LP} \omega_c^2}{s^2 + \left(\frac{\omega_c}{Q} \right) s + \omega_c^2} \quad (4)$$

where

Q : Pole Quality Factor

ω_c : Corner Frequency

A comparison between Equation 3 and Equation 4 yields

$$\omega_c^2 = \frac{1}{C_1 C_2 R_1 R_2} \quad (5)$$

$$\frac{\omega_c}{Q} = \frac{1}{C_1 R_1} + \frac{1}{C_1 R_2} + \frac{1}{C_2 R_2} - \frac{A_{LP}}{C_2 R_2} \quad (6)$$

To reduce the required calculations in filter design, it is convenient to introduce normalization into the components and design parameters. To normalize, let $\omega_c = \omega_n = 1$ rad/s, and $C_1 = C_2 = C_n = 1$ F, and substitute these values into Equation 5 and Equation 6. From Equation 5, we obtain

$$R_1 = \frac{1}{R_2} \quad (7)$$

From Equation 6, we obtain

$$R_2 = \frac{1 \pm \sqrt{1 - 4Q^2(2 - A_{LP})}}{2Q} \quad (8)$$

For minimum DC offset, $V^+ = V^-$, the resistor values at both inverting and non-inverting inputs should be equal, which means

$$R_1 + R_2 = \frac{R_3 R_4}{R_3 + R_4} \quad (9)$$

From Equation 2 and Equation 9, we obtain

$$R_3 = (R_1 + R_2)A_{LP} \quad (10)$$

$$R_4 = \left(\frac{A_{LP}}{A_{LP}-1} \right) (R_1 + R_2) \quad (11)$$

The values of C_1 and C_2 are normally close to or equal to

$$C = \frac{10}{f_c} \mu\text{F} \quad (12)$$

As a design example:

Require: $A_{LP} = 2$, $Q = 1$, $f_c = 1$ kHz

Start by selecting C_1 and C_2 . Choose a standard value that is close to

$$C = \frac{10}{f_c} \mu\text{F} \quad (13)$$

$$C_1 = C_2 = \frac{10}{1 \times 10^3} \mu\text{F} = 0.01 \mu\text{F} \quad (14)$$

From Equation 7 Equation 8 Equation 10 Equation 11,

$$R_1 = 1\Omega \quad (15)$$

$$R_2 = 1\Omega \quad (16)$$

$$R_3 = 4\Omega \quad (17)$$

$$R_4 = 4\Omega \quad (18)$$

The above resistor values are normalized values with $\omega_n = 1$ rad/s and $C_1 = C_2 = C_n = 1\text{F}$. To scale the normalized cutoff frequency and resistances to the real values, two scaling factors are introduced, frequency scaling factor (k_f) and impedance scaling factor (k_m).

$$k_f = \frac{\omega_c}{\omega_n} = \frac{2\pi \times 1 \times 10^3}{1} = 2\pi \times 10^3$$

$$k_m k_f = \frac{C_n}{C_1}$$

$$k_m = 1.59 \times 10^4 \quad (19)$$

Scaled values:

$$R_2 = R_1 = 15.9 \text{ k}\Omega \quad (20)$$

$$R_3 = R_4 = 63.6 \text{ k}\Omega \quad (21)$$

$$C_1 = C_2 = 0.01 \mu\text{F} \quad (22)$$

An adjustment to the scaling may be made in order to have realistic values for resistors and capacitors. The actual value used for each component is shown in the circuit.

2nd-Order High Pass Filter

A 2nd-order high pass filter can be built by simply interchanging those frequency selective components (R_1 , R_2 , C_1 , C_2) in the Sallen-Key 2nd-order active low pass filter. As shown in Figure 62, resistors become capacitors, and capacitors become resistors. The resulted high pass filter has the same corner frequency and the same maximum gain as the previous 2nd-order low pass filter if the same components are chosen.




Figure 62. Sallen-Key 2nd-Order Active High-Pass Filter

State Variable Filter

A state variable filter requires three op amps. One convenient way to build state variable filters is with a quad op amp, such as the XLV324 (Figure 63).

This circuit can simultaneously represent a low-pass filter, high-pass filter, and bandpass filter at three different outputs. The equations for these functions are listed below. It is also called "Bi-Quad" active filter as it can produce a transfer function which is quadratic in both numerator and denominator.




Figure 63. State Variable Active Filter

$$V_{LP} = \left(\frac{2R_3}{R_2 + R_3} \right) \frac{\frac{1}{R^2 C^2}}{S^2 + \frac{1}{\left(\frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN}$$

$$V_{HP} = \left(\frac{2R_3}{R_2 + R_3} \right) \frac{S^2}{S^2 + \frac{1}{\left(\frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN}$$

$$V_{BP} = \left(\frac{2R_3}{R_2 + R_3} \right) \frac{\left(\frac{1}{RC} \right) S}{S^2 + \frac{1}{\left(\frac{R_2 + R_3}{2R_2} \right) RC} S + \frac{1}{R^2 C^2}} V_{IN} \quad (23)$$

where for all three filters,

$$Q = \frac{R_2 + R_3}{2R_2} \quad (24)$$

$$\omega_0 = \frac{1}{RC} \quad (\text{resonant frequency}) \quad (25)$$

A design example for a bandpass filter is shown below:

Assume the system design requires a bandpass filter with $f_0 = 1$ kHz and $Q = 50$. What needs to be calculated are capacitor and resistor values.

First choose convenient values for C_1 , R_1 and R_2 :

$$C_1 = 1200 \text{ pF} \quad (26)$$

$$2R_2 = R_1 = 30 \text{ k}\Omega \quad (27)$$

Then from Equation 24,

$$R_3 = R_2 (2Q - 1)$$

$$\begin{aligned} R_3 &= 15 \text{ k}\Omega \times (2 \times 50 - 1) \\ &= 1.5 \text{ M}\Omega \end{aligned} \quad (28)$$

From Equation 25,

$$R = \frac{1}{\omega_0 C_1}$$

$$\begin{aligned} R &= \frac{1}{(2\pi \times 10^3)(1.2 \times 10^{-9})} \\ &= 132.7 \text{ k}\Omega \end{aligned} \quad (29)$$

From the above calculated values, the midband gain is $H_0 = R_3/R_2 = 100$ (40 dB). The nearest 5% standard values have been added to Figure 63.

PULSE GENERATORS AND OSCILLATORS

A pulse generator is shown in Figure 64. Two diodes have been used to separate the charge and discharge paths to capacitor C.




Figure 64. Pulse Generator

When the output voltage V_o is first at its high, V_{OH} , the capacitor C is charged toward V_{OH} through R_2 . The voltage across C rises exponentially with a time constant $\tau = R_2C$, and this voltage is applied to the inverting input of the op amp. Meanwhile, the voltage at the non-inverting input is set at the positive threshold voltage (V_{TH+}) of the generator. The capacitor voltage continually increases until it reaches V_{TH+} , at which point the output of the generator will switch to its low, V_{OL} which 0V is in this case. The voltage at the non-inverting input is switched to the negative threshold voltage (V_{TH-}) of the generator. The capacitor then starts to discharge toward V_{OL} exponentially through R_1 , with a time constant $\tau = R_1C$. When the capacitor voltage reaches V_{TH-} , the output of the pulse generator switches to V_{OH} . The capacitor starts to charge, and the cycle repeats itself.




Figure 65. Waveforms of the Circuit in Figure 16

As shown in the waveforms in Figure 65, the pulse width (T_1) is set by R_2 , C and V_{OH} , and the time between pulses (T_2) is set by R_1 , C and V_{OL} . This pulse generator can be made to have different frequencies and pulse width by selecting different capacitor value and resistor values.

Figure 66 shows another pulse generator, with separate charge and discharge paths. The capacitor is charged through R_1 and is discharged through R_2 .




Figure 66. Pulse Generator

Figure 67 is a squarewave generator with the same path for charging and discharging the capacitor.




Figure 67. Squarewave Generator

CURRENT SOURCE AND SINK

The XBV321-5/V358/XLV324 can be used in feedback loops which regulate the current in external PNP transistors to provide current sources or in external NPN transistors to provide current sinks.

Fixed Current Source

A multiple fixed current source is shown in Figure 68. A voltage ($V_{REF} = 2V$) is established across resistor R_3 by the voltage divider (R_3 and R_4). Negative feedback is used to cause the voltage drop across R_1 to be equal to V_{REF} . This controls the emitter current of transistor Q_1 and if we neglect the base current of Q_1 and Q_2 , essentially this same current is available out of the collector of Q_1 .

Large input resistors can be used to reduce current loss and a Darlington connection can be used to reduce errors due to the β of Q_1 .

The resistor, R_2 , can be used to scale the collector current of Q_2 either above or below the 1 mA reference value.




Figure 68. Fixed Current Source

High Compliance Current Sink

A current sink circuit is shown in Figure 69. The circuit requires only one resistor (R_E) and supplies an output current which is directly proportional to this resistor value.




Figure 69. High Compliance Current Sink

POWER AMPLIFIER

A power amplifier is illustrated in Figure 70. This circuit can provide a higher output current because a transistor follower is added to the output of the op amp.




Figure 70. Power Amplifier

LED DRIVER

The XBV321-5/V358/XLV324 can be used to drive an LED as shown in Figure 71.




Figure 71. LED Driver

COMPARATOR WITH HYSTERESIS

The XBV321-5/V358/XLV324 can be used as a low power comparator. Figure 72 shows a comparator with hysteresis. The hysteresis is determined by the ratio of the two resistors.

$$V_{TH+} = V_{REF}/(1+R_1/R_2) + V_{OH}/(1+R_2/R_1) \quad (30)$$

$$V_{TH-} = V_{REF}/(1+R_1/R_2) + V_{OL}/(1+R_2/R_1) \quad (31)$$

$$V_H = (V_{OH}-V_{OL})/(1+R_2/R_1) \quad (32)$$

where

V_{TH+} : Positive Threshold Voltage

V_{TH-} : Negative Threshold Voltage

V_{OH} : Output Voltage at High

V_{OL} : Output Voltage at Low

V_H : Hysteresis Voltage

Since XBV321-5/V358/XLV324 have rail-to-rail output, the $(V_{OH}-V_{OL})$ is equal to V_S , which is the supply voltage.

$$V_H = V_S/(1+R_2/R_1) \quad (33)$$






Figure 72. Comparator with Hysteresis

SOT23-5



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-178 Variation AA.


MSOP-8



4073329/E 05/06


- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

SOP-14



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

SOP-8



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - ΔC Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - ΔD Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

以上信息仅供参考. 如需帮助联系客服人员. 谢谢 XINLUDA