# 

# ACPL-M61M 2.5V/3.3V Low-Power 10 MBd Digital Optocoupler

#### Description

The Broadcom ACPL-M61M is an optocoupler that combines a light emitting diode and an integrated high gain photo detector to address a low power supply need. It supports 2.5V/3.3V supply voltage with guaranteed AC and DC operational parameters at full industrial temperature range  $-40^{\circ}$ C to  $+125^{\circ}$ C. The optocoupler consumes low power across temperature with the LED driving current operating from as low as 1.6 mA.

The output of the detector IC is a CMOS output. The internal Faraday shield provides a guaranteed common mode transient immunity specification of 20 kV/ $\mu$ s.

**CAUTION!** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this datasheet are not to be used in military or aerospace applications or environments.


#### **Features**

- Supply voltage: 2.5V/3.3V
- Guaranteed AC and DC performance over wide industrial temperature: -40°C to +125°C
- Low supply current I<sub>DD</sub>: 1.5 mA max
- Low LED input driving current I<sub>F</sub>: 1.6 mA min
- Package: SO-5
- High data rate: 10 MBd min
- Common Mode Rejection (CMR): 20 kV/µs minimum at V<sub>CM</sub> = 1000V
- Safety Approval:
  - UL 1577 3750 V<sub>rms</sub> for 1 minute
  - CSA
  - IEC/EN/DIN EN 60747-5-5 for Reinforced Insulation

#### **Applications**

- Communication interface: RS485, CANBus
- ASIC system interface
- Digital isolation for A/D, D/A conversion

#### **Functional Diagram**



<b>Truth Table</b>
--------------------

LED	Output
ON	L
OFF	Н

**NOTE:** A 0.1- $\mu$ F bypass capacitor must be connected as close as possible between pins V<sub>DD</sub> and GND.

#### **Ordering Information**

ACPL-M61M is UL Recognized with 3750  $V_{rms}$  for 1 minute per UL1577.

	Option					
Part Number	<b>RoHS</b> Compliant	Package	Surface Mount	Tape & Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-M61M	-000E	SO-5	Х			100 per tube
	-060E		Х		Х	100 per tube
	-500E		Х	Х		1500 per reel
	-560E		Х	Х	Х	1500 per reel


To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-M61M-560E to order product of Small Outline SO-5 package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

### Package Outline Drawing

#### ACPL-M61M SO-5 Package



### **Solder Reflow Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

### **Regulatory Information**

- IEC/EN/DIN EN 60747-5-5 (Option 060E only)
- UL Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 3750 V<sub>rms</sub>.
- CSA Approval under CSA Component Acceptance Notice #5, File CA 88324.

#### **Insulation and Safety Related Specifications**

Parameter	Symbol	ACPL-M61M	Unit	Conditions
Minimum External Air Gap (External Clearance)	L(101)	5	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	5	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	V	DIN IEC 112/VDE 0303 Part 1.
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1).

#### IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option 060E)

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/39, Table 1			
For Rated Mains Voltage ≤ 150 V <sub>rms</sub>		I – IV	
For Rated Mains Voltage ≤ 300 V <sub>rms</sub>		I – IV	
For Rated Mains Voltage ≤ 450 V <sub>rms</sub>		I — III	
Climatic Classification		55/125/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	567	V <sub>PEAK</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	1063	V <sub>PEAK</sub>
$V_{IORM} \times 1.875 = V_{PR}$ , 100% Production Test with t <sub>m</sub> =1 sec, Partial discharge < 5 pC			
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	907	V <sub>PEAK</sub>
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, $t_m$ =10 sec, Partial discharge < 5 pC			
Highest Allowable Overvoltage (Transient Overvoltage t <sub>ini</sub> = 60 sec)	V <sub>IOTM</sub>	6000	V <sub>PEAK</sub>
Safety-Limiting Values – maximum values allowed in the event of a failure			
Case Temperature	Τ <sub>S</sub>	150	°C
Input Current	I <sub>S, INPUT</sub>	150	mA
Output Power	P <sub>S, OUTPUT</sub>	600	mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500V	R <sub>S</sub>	>10 <sup>9</sup>	Ω

a. Refer to the optocoupler section of the *Isolation and Control Components Designer's Catalog*, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for detailed description of Method a and Method b partial discharge test profiles.

**NOTE:** These optocouplers are suitable for safe electrical isolation only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.

# **Absolute Maximum Ratings**

Parameter	Symbol	Min	Мах	Unit	Condition		
Storage Temperature	Τ <sub>S</sub>	-55	150	°C			
Operating Temperature	T <sub>A</sub>	-40	125	°C			
Reverse Input Voltage	V <sub>R</sub>	—	5	V			
Supply Voltage	V <sub>DD</sub>	—	4	V			
Average Forward Input Current	۱ <sub>F</sub>	—	8	mA			
Peak Forward Input Current	I <sub>F(TRAN)</sub>		1	A	≤1 μs pulse width, ≤100 pulses per second		
			80	mA	≤1 µs pulse width, <10% duty cycle		
Output Current	۱ <sub>0</sub>		10	mA			
Output Voltage	Vo	-0.5	V <sub>DD</sub> + 0.4	V			
Input Power Dissipation	PI	—	14	mW			
Output Power Dissipation	Po	—	8	mW			
Lead Solder Temperature	T <sub>LS</sub>	—	- 260°C for 10 sec, 1.6 mm below seating plane				
Solder Reflow Temperature Profile	See Package Outline Drawing section.						

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Мах	Unit
Operating Temperature	T <sub>A</sub>	-40	125	°C
Input Current, Low Level	I <sub>FL</sub>	0	250	μA
Input Current, High Level	I <sub>FH</sub>	1.6	3.2	mA
Power Supply Voltage	V <sub>DD</sub>	2.25	3.6	V
Forward Input Voltage	V <sub>F(OFF)</sub>	—	0.8	V

# **Electrical Specifications (DC)**

Over recommended temperature ( $T_A = -40^{\circ}C$  to +125°C) and supply voltage (2.25V  $\leq V_{DD} \leq$  2.75V) and (3.0V  $\leq V_{DD} \leq$  3.6V). All typical specifications at  $V_{DD} = 2.5V$ ,  $T_A = 25^{\circ}C$ , unless stated otherwise.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions	Figure
Input Forward Voltage	V <sub>F</sub>	0.95	1.33	1.7	V	I <sub>F</sub> = 2 mA	1, 2
Input Reverse Breakdown Voltage	BV <sub>R</sub>	3	_		V	I <sub>R</sub> = 10 μA	
Logic High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> – 0.1	V <sub>DD</sub>	_	V	I <sub>F</sub> = 0 mA, I <sub>O</sub> = -20 μA	
		V <sub>DD</sub> – 0.4	V <sub>DD</sub> – 0.1	_	V	$I_{\rm F}$ = 0 mA, $I_{\rm O}$ = -3.2 mA	
Logic Low Output Voltage	V <sub>OL</sub>	_	0.01	0.1	V	I <sub>F</sub> = 2 mA, I <sub>O</sub> = 20 μA	
		_	0.11	0.4	V	I <sub>F</sub> = 2 mA, I <sub>O</sub> = 3.2 mA	
Input Threshold Current	I <sub>TH</sub>	—	0.7	1.3	mA		3
Logic Low Output Supply Current	I <sub>DDL</sub>	_	0.77	1.5	mA		4
Logic High Output Supply Current	I <sub>DDH</sub>	_	0.72	1.5	mA		5
Input Capacitance	C <sub>IN</sub>		21		pF	f = 1 MHz, V <sub>F</sub> = 0V	
Input Diode Temperature Coefficient	$\Delta V_F / \Delta T_A$	—	-1.76		mV/°C	I <sub>F</sub> = 2 mA	2

#### **Switching Specifications (AC)**

Over recommended temperature ( $T_A = -40^{\circ}C$  to +125°C) and supply voltage (2.25V  $\leq V_{DD} \leq$  2.75V) and (3.0V  $\leq V_{DD} \leq$  3.6V). All typical specifications at  $V_{DD} = 2.5V$ ,  $T_A = 25^{\circ}C$ , unless stated otherwise.

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions	Figure	Note
Propagation Delay Time to Logic Low Output	t <sub>PHL</sub>	_	47	90	ns	I <sub>F</sub> = 2 mA, C <sub>L</sub> = 15 pF, CMOS signal levels.	6, 7, 8, 9, 10, 11, 12	a, b
Propagation Delay Time to Logic High Output	t <sub>PLH</sub>	_	49	90	ns		6, 7, 8, 9, 10, 11, 12	a, b
Pulse Width Distortion	PWD	_	2	45	ns	_	6, 7, 8, 9, 10, 11, 12	a, c
Propagation Delay Skew	t <sub>PSK</sub>	—	_	50	ns			a, d
Output Rise Time (10% to 90%)	t <sub>R</sub>	_	6	—	ns	_		
Output Fall Time (90% to 10%)	t <sub>F</sub>	_	7	—	ns	_		
Static Common Mode Transient Immunity at Logic High Output	CM <sub>H</sub>	20	_	_	kV/µs	$V_{CM}$ = 1000V, $T_A$ = 25 °C, $I_F$ = 0 mA, $C_L$ = 15 pF, CMOS signal levels.	13	a, e
Static Common Mode Transient Immunity at Logic Low Output	CM <sub>L</sub>	20	_	—	kV/µs	$V_{CM}$ = 1000V, $T_A$ = 25 °C, $I_F$ = 2 mA, $C_L$ = 15 pF, CMOS signal levels.	13	a, f

a. Bypass capacitor places at no more than 3 mm from optocoupler's power pins (V\_{DD}, GND).

b. t<sub>PHL</sub> propagation delay is measured from the 50% (V<sub>in</sub> or I<sub>F</sub>) on the rising edge of the input pulse to the 50% V<sub>DD</sub> of the falling edge of the V<sub>O</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% (V<sub>in</sub> or I<sub>F</sub>) on the falling edge of the input pulse to the 50% level of the rising edge of the V<sub>O</sub> signal.

c. PWD is defined as  $|t_{PHL} - t_{PLH}|$ .

- d. t<sub>PSK</sub> is equal to the magnitude of the worst-case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- e. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
- f. CML is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.

#### **Package Characteristics**

All typical at  $T_A = 25^{\circ}C$ .

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input-Output Insulation <sup>a</sup>	V <sub>ISO</sub>	3750		—	V <sub>rms</sub>	RH < 50% for 1 min. T <sub>A</sub> = 25°C
Input-Output Resistance	R <sub>I-O</sub>	_	10 <sup>14</sup>	—	Ω	V <sub>I-O</sub> = 500V
Input-Output Capacitance	C <sub>I-O</sub>	—	0.5	—	pF	f = 1 MHz, T <sub>A</sub> = 25°C

In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 V<sub>rms</sub> for 1 second (leakage detection current limit, I<sub>LO</sub> ≤ 5 µA).

Figure 1: Typical Input Diode Forward Characteristic




Figure 3: Typical Input Threshold Current  ${\rm I}_{\rm TH}$  vs. Temperature




Figure 5: Typical Logic High Output Supply Current  $\mathsf{I}_{\text{DDH}}$  vs. Temperature




Figure 2: Typical V<sub>F</sub> vs. Temperature





Figure 4: Typical Logic Low Output Supply Current  $\mathsf{I}_{\mathsf{DDL}}$  vs. Temperature



# Figure 6: Typical Switching Timing (Propagation Delay, PWD) vs. LED Input Forward Current at 2.5V Supply




Figure 8: Typical Switching Timing (Propagation Delay, PWD) vs Temperature at 2-mA LED Driving Current, 2.5V Supply




Figure 10: Typical Switching Timing (Propagation Delay, PWD) vs Temperature at 2-mA LED Driving Current, 3.3V Supply




Figure 7: Typical Switching Timing (Propagation Delay, PWD) vs LED Input Forward Current at 3.3V Supply




Figure 9: Typical Switching Timing (Propagation Delay, PWD) vs Temperature at 3.2-mA LED Driving Current, 2.5V Supply






Figure 11: Typical Switching Timing (Propagation Delay, PWD) vs Temperature at 3.2-mA LED Driving Current, 3.3V Supply




#### Figure 12: Switching Timing Test Circuit



\* Bypass capacitor at no more than 3 mm from optocoupler's power pins (V $_{_{\rm DD}}\!\!\!\!,$  GND).

Figure 13: Common Mode Transient Immunity Test Circuit



\* Bypass capacitor at no more than 3 mm from optocoupler's power pins ( $V_{_{DD}}$ , GND).


### **Bypassing and PC Board Layout**

The ACPL-M61M provides CMOS logic output due to the high-speed CMOS IC technology used.

The external components required for proper operation are the input limiting resistors and the output's power supply bypass capacitor. It should be placed as close as possible to the power-supply pins, and the recommended value is 0.1 µF.

 $R_T = R_1 + R_2, R_1/R_2 \approx 1.5$ 

Figure 14: Recommended Application Circuit



\* Bypass capacitor at no more than 3 mm from optocoupler's power pins ( $V_{_{DD}}$ , GND).

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2018-2019 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

