

# ISO672x General Purpose Dual-Channel Digital Isolators with Robust EMC

#### 1 Features

- 50-Mbps data rate
- Robust isolation barrier:
  - High lifetime at 450 V<sub>RMS</sub> working voltage
  - Up to 3000 V<sub>RMS</sub> isolation rating
  - ±75 kV/µs typical CMTI
- Wide supply range: 1.71 V to 1.89 V and 2.25 V to 5.5 V
- 1.71-V to 5.5-V level translation
- Default output High (ISO672xB) and Low (ISO672xFB) Options
- Wide temperature range: -40°C to +125°C
- 1.8 mA per channel typical at 1 Mbps
- Low propagation delay: 11 ns typical
- Robust electromagnetic compatibility (EMC)
  - System-Level ESD, EFT, and surge immunity
  - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
  - Low emissions
- Narrow-SOIC (D-8) package
- Safety-Related Certifications (pending):
  - DIN V VDE 0884-11:2017-01
  - UL 1577 component recognition program
  - IEC 60950-1, IEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1-2011 certifications

# 2 Applications

- Power supplies
- Grid, Electricity meter
- Motor drives
- Factory automation
- **Building automation**
- Lighting
- **Appliances**

#### 3 Description

The ISO672xB devices are high-performance, dualchannel digital isolators ideal for cost sensitive applications requiring up to 3000 V<sub>RMS</sub> (D package) isolation ratings per UL 1577. These devices are also certified by VDE, TUV, CSA, and CQC.


The ISO672xB devices provide high electromagnetic immunity and low emissions at low consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by TI's double capacitive dioxide (SiO<sub>2</sub>) insulation barrier. ISO6721B device has 2 isolation channels with 1 channel in each direction. In the event of input power or signal loss, the default output is high for devices without suffix F and low for devices with suffix F. See Device Functional Modes section for further details.

Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as UART, SPI, RS-485, RS-232, and CAN from damaging sensitive circuitry. Through innovative chip design and layout techniques, the electromagnetic compatibility of the ISO672xB devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO672xB family of devices is available in a 8-pin SOIC narrow-body (D) package and is a pin-to-pin upgrade to the older generations.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
ISO6721B, ISO6721FB	D (8)	4.90 mm x 3.91 mm

For all available packages, see the orderable addendum at the end of the datasheet.



V<sub>CCI</sub>=Input supply, V<sub>CCO</sub>=Output supply GNDI=Input ground, GNDO=Output ground

#### Simplified Schematic



# **Table of Contents**

1 Features1	6.22 Typical Characteristics1
2 Applications1	7 Parameter Measurement Information1
3 Description1	8 Detailed Description1
4 Revision History2	8.1 Overview1
5 Pin Configuration and Functions3	8.2 Functional Block Diagram1
Pin Functions3	8.3 Feature Description1
6 Specifications4	8.4 Device Functional Modes2
6.1 Absolute Maximum Ratings4	9 Application and Implementation2
6.2 ESD Ratings4	9.1 Application Information2
6.3 Recommended Operating Conditions5	9.2 Typical Application2
6.4 Thermal Information6	10 Power Supply Recommendations2
6.5 Power Ratings6	11 Layout2
6.6 Insulation Specifications7	11.1 Layout Guidelines2
6.7 Safety-Related Certifications8	11.2 Layout Example2
6.8 Safety Limiting Values8	12 Device and Documentation Support2
6.9 Electrical Characteristics—5-V Supply9	12.1 Device Support2
6.10 Supply Current Characteristics—5-V Supply9	12.2 Documentation Support2
6.11 Electrical Characteristics—3.3-V Supply10	12.3 Related Links2
6.12 Supply Current Characteristics—3.3-V Supply 10	12.4 Receiving Notification of Documentation Updates2
6.13 Electrical Characteristics—2.5-V Supply11	12.5 Support Resources2
6.14 Supply Current Characteristics—2.5-V Supply 11	12.6 Trademarks2
6.15 Electrical Characteristics—1.8-V Supply 12	12.7 Electrostatic Discharge Caution3
6.16 Supply Current Characteristics—1.8-V Supply 12	12.8 Glossary3
6.17 Switching Characteristics—5-V Supply13	13 Mechanical, Packaging, and Orderable
6.18 Switching Characteristics—3.3-V Supply13	Information3
6.19 Switching Characteristics—2.5-V Supply13	13.1 Package Option Addendum3
6.20 Switching Characteristics—1.8-V Supply14	13.2 Tape and Reel Information3
6.21 Insulation Characteristics Curves	

# **4 Revision History**

С	hanges from Revision * (July 2020) to Revision A (December 2020)	Page
•	Changed device status to Production Data	······································



# **5 Pin Configuration and Functions**




Figure 5-1. ISO6721B D Package 8-Pin SOIC Top View

#### **Pin Functions**

	PIN		
NAME	D PACKAGE	1/0	DESCRIPTION
NAIVIE	ISO6721B		
GND1	4	_	Ground connection for V <sub>CC1</sub>
GND2	5	_	Ground connection for V <sub>CC2</sub>
INA	7	I	Input, channel A
INB	3	I	Input, channel B
OUTA	2	0	Output, channel A
OUTB	6	0	Output, channel B
V <sub>CC1</sub>	1	_	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	8	_	Power supply, V <sub>CC2</sub>



#### **6 Specifications**

#### 6.1 Absolute Maximum Ratings

See<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage (2)	V <sub>CC1</sub> to GND1	-0.5	6	V
Supply Voltage V	V <sub>CC2</sub> to GND2	-0.5	6	V
Input/Output	INx to GNDx	-0.5	V <sub>CCX</sub> + 0.5 (3)	V
Voltage	OUTx to GNDx	-0.5	V <sub>CCX</sub> + 0.5 (3)	V
Output Current	lo	-15	15	mA
Tomporatura	Operating junction temperature, T <sub>J</sub>		150	°C
Temperature	Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- (3) Maximum voltage must not exceed 6 V.

#### 6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±6000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3) (4)</sup>	±8000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



# **6.3 Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> (1)	Supply Voltage Side 1	V <sub>CC</sub> = 1.8 V	1.71		1.89	V
V <sub>CC1</sub> (1)	Supply Voltage Side 1	V <sub>CC</sub> = 2.5 V to 5 V	2.25		5.5	V
V <sub>CC2</sub> (1)	Supply Voltage Side 2	V <sub>CC</sub> = 1.8 V	1.71		1.89	V
V <sub>CC2</sub> (1)	Supply Voltage Side 2	V <sub>CC</sub> = 2.5 V to 5 V	2.25		5.5	V
V <sub>CC</sub> (UVLO +)	UVLO threshold when supply ve	oltage is rising		1.53	1.71	V
V <sub>CC</sub> (UVLO-)	JVLO threshold when supply voltage is falling		1.1	1.41		V
Vhys (UVLO)	Supply voltage UVLO hysteresis		0.08	0.13		V
V <sub>IH</sub>	High level Input voltage		0.7 x V <sub>CCI</sub>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low level Input voltage		0		0.3 x V <sub>CCI</sub>	V
	High level output current	$V_{CCO}^{(2)} = 5 V$	-4			mA
		V <sub>CCO</sub> = 3.3 V	-2			mA
l <sub>он</sub>		V <sub>CCO</sub> = 2.5 V	-1			mA
		V <sub>CCO</sub> = 1.8 V	-1			mA
		V <sub>CCO</sub> = 5 V			4	mA
1	Low level output ourrent	V <sub>CCO</sub> = 3.3 V			2	mA
l <sub>OL</sub>	Low level output current	V <sub>CCO</sub> = 2.5 V			1	mA
		V <sub>CCO</sub> = 1.8 V			1	mA
DR	Data Rate		0		50	Mbps
T <sub>A</sub>	Ambient temperature		-40	25	125	°C

<sup>(1)</sup>  $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  can be set independent of one another

<sup>(2)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ 



#### **6.4 Thermal Information**

		ISO672xB	
	THERMAL METRIC (1)	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO6721	ISO6721B					
P <sub>D</sub>	Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, Input a 25-MHz 50% duty cycle			72.7	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)				36.35	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	square wave			36.35	mW

Product Folder Links: /SO6721



# 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE 8-D	UNIT	
IEC 6066	64-1		-		
CLR	External clearance <sup>(1)</sup>	Side 1 to side 2 distance through air	4	mm	
CPG	External creepage <sup>(1)</sup>	Side 1 to side 2 distance across package surface	4	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm	
СТІ	Comparative tracking index	IEC 60112; UL 746A	>400	V	
	Material Group	According to IEC 60664-1	II		
		Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV		
	Overveltage estagen.	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-III		
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	n/a		
		Rated mains voltage ≤ 1000 V <sub>RMS</sub>	n/a		
DIN VDE	V 0884-11:2017-01 <sup>(2)</sup>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	637	V <sub>PK</sub>	
$V_{IOWM}$	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	450	V <sub>RMS</sub>	
		DC voltage	637	V <sub>DC</sub>	
$V_{IOTM}$	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST}$ = 1.2 × $V_{IOTM}$ , t = 1 s (100% production)	4242	V <sub>PK</sub>	
$V_{IOSM}$	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 µs waveform, V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> = 6500 V <sub>PK</sub> (qualification)	5000	V <sub>PK</sub>	
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤ 5		
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	pC	
		Method b: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s; $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_m = 1$ s	≤ 5		
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times \sin(2 \pi ft), f = 1 MHz$	~0.5	pF	
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
$R_{IO}$	Insulation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le T_{A} \le 150^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577					
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	3000	V <sub>RMS</sub>	

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) ISO672x is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).



(5) All pins on each side of the barrier tied together creating a two-pin device.

#### 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN VDE V 0884-11:2017- 01	Plan to certify according to IEC 60950-1 and IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Plan to certify according to EN 61010-1:2010/ A1:2019, EN 60950-1:2006/A2:2013 and EN 62368-1:2014
Maximum transient isolation voltage, 4242 V <sub>PK</sub> ; Maximum repetitive peak isolation voltage, 637 V <sub>PK</sub> ; Maximum surge isolation voltage, 5000 V <sub>PK</sub>	400 V <sub>RMS</sub> basic insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1- 14 and IEC 62368-1:2014, (pollution degree 2, material group 2)	Single protection, 3000 V <sub>RMS</sub>	Basic insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage	3000 V <sub>RMS</sub> (D-8) basic insulation per EN 61010-1:2010/A1:2019 up to working voltage of 300 V <sub>RMS</sub> (D-8) 3000 V <sub>RMS</sub> (D-8) basic insulation per EN 60950-1:2006/A2:2013 and EN 62368-1:2014 up to working voltage of 400 V <sub>RMS</sub> (D-8)
Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned

#### 6.8 Safety Limiting Values

Safety limiting (1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry

	PARAMETER	PARAMETER TEST CONDITIONS MIN		TYP	MAX	UNIT
D-8 PAC	KAGE					
Is		$R_{\theta JA} = 104.6$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C			217.2	mA
	Safety input, output, or supply current (1)	$R_{\theta JA} = 104.6$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C		332	mA	
	Salety Input, output, or supply current	R <sub>θJA</sub> = 104.6°C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			434.5	mA
		R <sub>θJA</sub> = 104.6°C/W, V <sub>I</sub> = 1.89 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			628.9	mA
Ps	Safety input, output, or total power (1)	$R_{\theta JA} = 104.6^{\circ}C/W, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			1195	mW
T <sub>S</sub>	Maximum safety temperature (1)				150	°C

The maximum safety temperature,  $T_S$ , has the same value as the maximum junction temperature,  $T_J$ , specified for the device. The  $I_S$ and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, TA.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.  $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



#### 6.9 Electrical Characteristics—5-V Supply

 $V_{CC1}$  =  $V_{CC2}$  = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA; See Figure 7-1	V <sub>CCO</sub> - 0.4		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA; See Figure 7-1		0.4	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
CMTI	Common mode transient immunity	$V_{I} = V_{CC}$ or 0 V, $V_{CM} = 1200 \text{ V}$	50	75	kV/us
C <sub>i</sub>	Input Capacitance (2)	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 5 \text{ V}$ ; See Figure 7-3		2.8	pF

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ 

### 6.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	s	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6721B							
Complete and the Control	$V_I = V_{CCI}$ (ISO6721B); $V_I = 0$ V (ISO6 suffix)	$V_1 = V_{CCI}$ (ISO6721B); $V_1 = 0$ V (ISO6721B with F uffix)			1.2	2.1	
Supply current - DC signal	$V_I = 0 \text{ V (ISO6721B)}; V_I = V_{CCI} \text{ (ISO6 suffix)}$	6721B with F	I <sub>CC1,</sub> I <sub>CC2</sub>		2.3	3.5	mA
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		1.9	2.9	
Supply current - AC signal	wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		2.5	3.6	
		50 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		5.2	6.7	

<sup>(2)</sup> Measured from input pin to same side ground.



#### 6.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	K UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2mA ; See Figure 7-1	V <sub>CCO</sub> - 0.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA ; See Figure 7-1		0.	2 V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> (	) V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		1	0 μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
СМТІ	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V	50	75	kV/us
C <sub>i</sub>	Input Capacitance <sup>(2)</sup>	$\begin{aligned} &V_1 = V_{CC}/\ 2 + 0.4 \times sin(2\pi ft), \ f = 2 \\ &MHz, \ V_{CC} = 3.3 \ V \ ; \ See \ Figure \\ &7\text{-}3 \end{aligned}$		2.8	pF

- (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$
- (2) Measured from input pin to same side ground.

# 6.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6721B							
Supply current - DC signal	$V_I = V_{CCI}$ (ISO6721B); $V_I = 0$ V (ISO suffix)	= $V_{CCI}$ (ISO6721B); $V_I$ = 0 V (ISO6721B with F I <sub>CI</sub>			1.2	2.1	
Supply current - DC signal	$V_I = 0 \text{ V (ISO6721B)};$ $V_I = V_{CCI} \text{ (ISO6721B with F suffix)}$		I <sub>CC1,</sub> I <sub>CC2</sub>		2.3	3.5	mA
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		1.8	2.8	
Supply current - AC signal	All channels switching with square wave clock input; C <sub>1</sub> = 15 pF	10 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		2.3	3.3	
	,	50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4.2	5.5	

Product Folder Links: ISO6721

іртіт росителт Feedback



# 6.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA ; See Figure 7-1	V <sub>CCO</sub> - 0.1			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1mA ; See Figure 7-1			0.1	V
V <sub>IT+(IN)</sub>	Rising input switching threshold				0.7 x V <sub>CCI</sub> <sup>(1)</sup>	٧
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>			V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>			٧
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10			μΑ
СМТІ	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V	50	75		kV/us
C <sub>i</sub>	Input Capacitance <sup>(2)</sup>	$\begin{aligned} &V_1 = V_{CC}/\ 2 + 0.4 \times sin(2\pi ft), \ f = 2 \\ &MHz, \ V_{CC} = 2.5 \ V \ ; \ See \ Figure \\ &7-3 \end{aligned}$		2.8		pF

- (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$
- (2) Measured from input pin to same side ground.

# 6.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
ISO6721B							
Supply current - DC signal	$V_I = V_{CCI}$ (ISO6721B); $V_I = 0$ V (ISO suffix)	= $V_{CCI}$ (ISO6721B); $V_I$ = 0 V (ISO6721B with F fix)			1.2	2.1	
Supply current - DC signal	$V_I = 0 \text{ V (ISO6721B)}; V_I = V_{CCI} \text{ (ISO suffix)}$	$V_I = 0 \text{ V (ISO6721B)}; V_I = V_{CCI} \text{ (ISO6721B with F suffix)}$			2.3	3.5	mA
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		1.8	2.8	
Supply current - AC signal	All channels switching with square wave clock input; $C_1 = 15 \text{ pF}$	10 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		2.1	3.2	
		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3.6	4.9	



#### 6.15 Electrical Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA ; See Figure 7-1	V <sub>CCO</sub> - 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1mA ; See Figure 7-1		0.1	V
V <sub>IT+(IN)</sub>	Rising input switching threshold			0.7 x V <sub>CCI</sub> <sup>(1)</sup>	V
V <sub>IT-(IN)</sub>	Falling input switching threshold		0.3 x V <sub>CCI</sub>		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 x V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx		10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx	-10		μA
CMTI	Common mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, V <sub>CM</sub> = 1200 V	50	75	kV/us
C <sub>i</sub>	Input Capacitance <sup>(2)</sup>	$V_{I} = V_{CC}/2 + 0.4 \times \sin(2\pi ft), f = 2$ MHz, $V_{CC} = 1.8 \text{ V}$ ; See Figure 7-3		2.8	pF

- (1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$
- (2) Measured from input pin to same side ground.

### 6.16 Supply Current Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO6721B							
Supply current - DC signal	$V_I = V_{CCI}$ (ISO6721B); $V_I = 0$ V (ISO suffix)	6721B with F	I <sub>CC1</sub> , I <sub>CC2</sub>		1.1	2	
Supply current - DC signal	$V_I = 0 \text{ V (ISO6721B)}; V_I = V_{CCI} \text{ (ISO suffix)}$	6721B with F	I <sub>CC1</sub> , I <sub>CC2</sub>		2.1	3.4	mA
		1 Mbps	I <sub>CC1,</sub> I <sub>CC2</sub>		1.6	2.7	
Supply current - AC signal	All channels switching with square wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		1.9	3	
		50 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.2	

Submit Document Feedback

#### 6.17 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 7-1		11	18	ns
t <sub>P(dft)</sub>	Propagation delay drift			8		ps/°C
t <sub>UI</sub>	Minimum pulse width	See Figure 7-1	20			ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7-1		0.2	7	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same direction channels			6	ns
t <sub>sk(p-p)</sub>	Part-to-part skew time (3)				6	ns
t <sub>r</sub>	Output signal rise time	Soo Eiguro 7.1		2.6	4.5	ns
t <sub>f</sub>	Output signal fall time	- See Figure 7-1		2.6	4.5	ns
t <sub>DO</sub>	Default output delay time from input power loss	See Figure 7-2		0.1	0.3	us
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
tie	Time interval error			1		ns

- (1) Also known as pulse skew.
- (2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

#### 6.18 Switching Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 7-1		11	18	ns
t <sub>P(dft)</sub>	Propagation delay drift			9.2		ps/°C
t <sub>UI</sub>	Minimum pulse width	See Figure 7-1	20			ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7-1		0.5	7	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same direction channels			6	ns
t <sub>sk(p-p)</sub>	Part-to-part skew time (3)				6	ns
t <sub>r</sub>	Output signal rise time	See Figure 7-1		1.6	3.2	ns
t <sub>f</sub>	Output signal fall time	- See Figure 7-1		1.6	3.2	ns
t <sub>DO</sub>	Default output delay time from input power loss	See Figure 7-2		0.1	0.3	us
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
tie	Time interval error			1		ns

- (1) Also known as pulse skew.
- (2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

#### 6.19 Switching Characteristics—2.5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 2.5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 7-1		12	20.5	ns
t <sub>P(dft)</sub>	Propagation delay drift			14.3		ps/°C
t <sub>UI</sub>	Minimum pulse width	See Figure 7-1	20			ns

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7-1		0.6	7.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same direction channels			6	ns
t <sub>sk(p-p)</sub>	Part-to-part skew time <sup>(3)</sup>				6.1	ns
t <sub>r</sub>	Output signal rise time	Soo Figure 7.1		2	4	ns
t <sub>f</sub>	Output signal fall time	See Figure 7-1		2	4	ns
t <sub>DO</sub>	Default output delay time from input power loss	See Figure 7-2		0.1	0.3	us
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
tie	Time interval error			1		ns

- (1) Also known as pulse skew.
- (2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

#### 6.20 Switching Characteristics—1.8-V Supply

 $V_{CC1} = V_{CC2} = 1.8 \text{ V} \pm 5\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 7-1		15	24	ns
t <sub>P(dft)</sub>	Propagation delay drift			15.2		ps/°C
t <sub>UI</sub>	Minimum pulse width	See Figure 7-1	20			ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 7-1		0.7	8.2	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same direction channels			6	ns
t <sub>sk(p-p)</sub>	Part-to-part skew time <sup>(3)</sup>				8.8	ns
t <sub>r</sub>	Output signal rise time	See Figure 7.1		2.7	5.3	ns
t <sub>f</sub>	Output signal fall time	See Figure 7-1		2.7	5.3	ns
t <sub>DO</sub>	Default output delay time from input power loss	See Figure 7-2		0.1	0.3	us
t <sub>PU</sub>	Time from UVLO to valid output data				300	us
tie	Time interval error			1		ns

- (1) Also known as pulse skew.
- (2) t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.
- (3) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

### **6.21 Insulation Characteristics Curves**




Figure 6-1. Thermal Derating Curve for Safety Limiting Current for D-8 Package






Figure 6-2. Thermal Derating Curve for Safety Limiting Power for D-8 Package



#### **6.22 Typical Characteristics**




#### 7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 7-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. C<sub>L</sub> = 15 pF and includes instrumentation and fixture capacitance within ±20%.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 7-3. Common-Mode Transient Immunity Test Circuit

# 8 Detailed Description

#### 8.1 Overview

The ISO672xB family of devices has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. These devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 8-1, shows a functional block diagram of a typical channel.

#### 8.2 Functional Block Diagram




Figure 8-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 8-2 shows a conceptual detail of how the OOK scheme works.




Figure 8-2. On-Off Keying (OOK) Based Modulation Scheme

#### 8.3 Feature Description

The ISO672xB family of devices is available in two channel configurations and default output state options to enable a variety of application uses. Table 8-1 lists the device features of the ISO672xB devices.

Table 8-1. Device Features

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION(1)
ISO6721B	50 Mbps	1 Forward, 1 Reverse	High	D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO6721FB	50 Mbps	1 Forward, 1 Reverse	Low	D-8	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

<sup>(1)</sup> See Section 6.8 for detailed isolation ratings.

#### 8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO672xB family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback



#### 8.4 Device Functional Modes

Table 8-2 lists the functional modes for the ISO672xB devices.

Table 8-2. Function Table

V <sub>CCI</sub> (1)	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT (OUTx)	COMMENTS			
		Н	Н	Normal Operation: A channel output assumes the logic state of the input.			
		L	L	- Normal Operation. A chainlet output assumes the logic state of the input.			
PU	PU	Open	Default	Default mode: When INx is open, the corresponding channel output goes the default logic state. The default is <i>High</i> for ISO672xB and <i>Low</i> for ISO672xB with F suffix.			
PD	PU	X	Default	Default mode: When $V_{CCl}$ is unpowered, a channel output assumes the logic state based on the selected default option. The default is $\textit{High}$ for ISO672xB and $\textit{Low}$ for ISO672xB with F suffix. When $V_{CCl}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{CCl}$ transitions from powered-up to unpowered, channel output assumes the selected default state.			
Х	PD	Х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(3)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input			

- (1) V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>; PU = Powered up (V<sub>CC</sub> ≥ 1.71V); PD = Powered down (V<sub>CC</sub> ≤ 1.05 V); X = Irrelevant; H = High level; L = Low level
- (2) A strongly driven input signal can weakly power the floating V<sub>CC</sub> via an internal protection diode and cause undetermined output.
- (3) The outputs are in undetermined state when 1.7 V <  $V_{CCI}$ ,  $V_{CCO}$  < 2.25 V and 1.05 V <  $V_{CCI}$ ,  $V_{CCO}$  < 1.71 V

#### 8.4.1 Device I/O Schematics




Figure 8-3. Device I/O Schematics

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

#### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant the accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The ISO672xB devices are high-performance, dual-channel digital isolators. The devices use single-ended CMOS-logic switching technology. The supply voltage range is from 1.71 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . Since an isolation barrier separates the two sides, each side can be sourced independently with any voltage within recommended operating conditions. As an example, it is possible to supply ISO672xB  $V_{CC1}$  with 3.3 V (which is within 1.71 V to 1.89 V and 2.25 V to 5 V) and  $V_{CC2}$  with 5 V (which is also within 1.71 V to 1.89 V and 2.25 V to 5 V). You can use the digital isolator as a logic-level translator in addition to providing isolation. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.



### 9.2 Typical Application

For industrial applications, the ISO672xB device can be used with Texas Instruments' mixed signal microcontroller, digital-to-analog converter, transformer driver, and voltage regulator to create an isolated 4-mA to 20-mA current loop.




Figure 9-1. Isolated 4-mA to 20-mA Current Loop

#### 9.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 9-1.

Table 9-1. Design Parameters

PARAMETER	VALUE
Supply voltage, $V_{CC1}$ and $V_{CC2}$	1.71 V to 1.89 V and 2.25 V to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

#### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO672xB devices only require two external bypass capacitors to operate.





Figure 9-2. Typical ISO672xB Circuit Hook-up

#### 9.2.3 Application Curve

The following typical eye diagrams of the ISO672xB family of devices indicate low jitter and wide open eye at the maximum data rate of 50 Mbps.



#### 9.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 9-7 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For basic insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1000 part per million (ppm). For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm).

Even though the expected minimum insulation lifetime is 20 years, at the specified working isolation voltage, VDE basic and reinforced certifications require additional safety margin of 20% for working voltage. For basic certification, device lifetime requires a safety margin of 30% translating to a minimum required insulation lifetime of 26 years at a working voltage that is 20% higher than the specified value. For reinforced insulation, device lifetime requires a safety margin of 87.5% translating to a minimum required insulation lifetime of 37.5 years at a working voltage that is 20% higher than the specified value.

Figure 9-8 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is  $450 \, V_{RMS}$  with a lifetime of >100 years in 8D package . Other factors, such as package size, pollution degree, material group, etc. can further limit the working

voltage of the component. At the lower working voltages, the corresponding insulation lifetime is much longer than 100 years in the 8-D package.




Figure 9-7. Test Setup for Insulation Lifetime Measurement




Figure 9-8. Insulation Lifetime Projection Data



#### 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a  $0.1-\mu F$  bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver. For industrial applications, please use Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies or SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies.

#### 11 Layout

#### 11.1 Layout Guidelines

A minimum of two layers is required to accomplish a cost optimized and low EMI PCB design. To further improve EMI, a four layer board can be used (see Section 11.2). Layer stacking for a four layer board should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.


#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

Copyright © 2020 Texas Instruments Incorporated



### 11.2 Layout Example



Solid ground islands help dissipate heat through PCB

Figure 11-1. Layout Example




Figure 11-2. Four Layer Board Layout Example

# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

For development support, refer to:

- Isolated CAN Flexible Data (FD) Rate Repeater Reference Design
- Isolated 16-Channel AC Analog Input Module Reference Design Using Dual Simultaneously Sampled ADCs
- Polyphase Shunt Metrology with Isolated AFE Reference Design
- Reference Design for Power-Isolated Ultra-Compact Analog Output Module

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, How to use isolation to improve ESD, EFT and Surge immunity in industrial systems application report
- Texas Instruments, Isolation Glossary
- Texas Instruments, Enabling high voltage signal isolation quality and reliability
- Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops data sheet
- Texas Instruments, MSP430G2132 Mixed Signal Microcontroller data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators data sheet

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 12-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO6721B	Click here	Click here	Click here	Click here	Click here	

#### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.



#### 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.8 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


Submit Document Feedback

**D0008B** 

#### PACKAGE OUTLINE

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- 5. Reference JEDEC registration MS-012, variation AA.






# **EXAMPLE BOARD LAYOUT**

# D0008B

SOIC - 1.75 mm max height



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




#### **EXAMPLE STENCIL DESIGN**

# D0008B

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



34




# 13.1 Package Option Addendum

**Packaging Information** 

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>		Device Marking <sup>(4) (5)</sup>
ISO6721BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	6721B
ISO6721FBDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	6721FB

Submit Document Feedback Copyright © 2020 Texas Instruments Incorporated


# 13.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0


Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO6721BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO6721FBDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO6721BDR	SOIC	D	8	2500	350.0	350.0	43.0
ISO6721FBDR	SOIC	D	8	2500	350.0	350.0	43.0



#### PACKAGE OPTION ADDENDUM

23-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO6721BDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6721B	Samples
ISO6721FBDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6721FB	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





23-Dec-2020

#### OTHER QUALIFIED VERSIONS OF ISO6721:

• Automotive: ISO6721-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated