

ISO1044 Isolated CAN FD Transceiver in Small Package

1 Features

- Meets the ISO 11898-2:2016 physical layer standard
- Supports classic CAN up to 1 Mbps and FD (flexible data rate) up to 5 Mbps
- Protection features
 - DC Bus Fault Protection Voltage: ±58 V
 - IEC ESD tolerance on bus pins: ±8 kV
 - HBM ESD tolerance on bus pins: ±10 kV
 - Driver dominant time out (TXD DTO)
 - Undervoltage protection on V_{CC1} and V_{CC2}
- Common-mode voltage range: ±12 V
- Ideal passive, high impedance bus terminals when unpowered
- High CMTI: 85 kV/µs minimum
- V_{CC1} voltage range: 1.71 V to 5.5 V
 - Supports 1.8-V, 2.5-V, 3.3-V and 5.0-V logic interface to the CAN controller
- V_{CC2} voltage range: 4.5 V to 5.5 V
- Robust electromagnetic compatibility (EMC)
 - System-Level ESD, EFT, and surge Immunity
 - Low Emissions
- Ambient temperature range: -40°C to +125°C
- 8-SOIC package
- Safety-related certifications:
 - All certifications planned
 - VDE reinforced insulation per DIN VDE V 0884-11:2017-01
 - UL 1577 component recognition program
 - IEC 60950-1, IEC 62368-1, IEC 61010-1 and GB 4943.1-2011 certifications

2 Applications

- AC and servo drives
- Solar inverters
- PLC and DCS communication modules
- Elevators and escalators
- Industrial power supplies
- Battery charging and management


3 Description

The ISO1044B device is a galvanically-isolated controller area network (CAN) transceiver that meets the specifications of the ISO11898-2 (2016) standard. The ISO1044B device offers ±58-V DC bus fault protection and ±12-V common-mode voltage range. The device supports up to 5-Mbps data rate in CAN FD mode allowing much faster transfer of payload compared to classic CAN. This device uses a silicon dioxide (SiO₂) insulation barrier with a withstand voltage of 3000 V_{RMS} and a working voltage of 450 V_{RMS}. Electromagnetic compatibility has been significantly enhanced to enable system-level ESD, EFT, surge, and emissions compliance. Used in conjunction with isolated power supplies, the device protects against high voltage, and prevents noise currents from the bus from entering the local ground. The ISO1044B device supports a wide ambient temperature range of -40°C to +125°C. The device is available in the small SOIC-8 (D) package which significantly reduces the solution size compared to a traditional approach using optocouplers to isolate the CAN transceiver.

Device Information

PART NUMBER(1)	PACKAGE	BODY SIZE (NOM)
ISO1044B	SOIC (8)	4.90 mm × 3.91 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2017, Texas Instruments Incorporated

Application Diagram



Table of Contents

1 Features1	8.1 Overview	.18
2 Applications1	8.2 Functional Block Diagram	.18
3 Description1	8.3 Feature Description	
4 Revision History2	8.4 Device Functional Modes	.22
5 Pin Configuration and Functions3	9 Application and Implementation	23
Pin Functions—8 Pins3	9.1 Application Information	
6 Specifications4	9.2 Typical Application	
6.1 Absolute Maximum Ratings4	10 Power Supply Recommendations	
6.2 ESD Ratings4	11 Layout	
6.3 Recommended Operating Conditions4	11.1 Layout Guidelines	
6.4 Thermal Information5	11.2 Layout Example	26
6.5 Power Ratings5	12 Device and Documentation Support	
6.6 Insulation Specifications6	12.1 Documentation Support	
6.7 Safety-Related Certifications7	12.2 Receiving Notification of Documentation Updates	
6.8 Safety Limiting Values7	12.3 Support Resources	28
6.9 Electrical Characteristics - DC Specification8	12.4 Trademarks	
6.10 Switching Characteristics11	12.5 Electrostatic Discharge Caution	.28
6.11 Insulation Characteristics Curves12	12.6 Glossary	
6.12 Typical Characteristics12	13 Mechanical, Packaging, and Orderable	
7 Parametric Measurement Information15		28
8 Detailed Description18		
-		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



5 Pin Configuration and Functions




Figure 5-1. D Package 8-Pin SOIC Top View

Pin Functions—8 Pins

PIN	NAME	I/O	DESCRIPTION
1	V _{CC1}	_	Digital-side supply voltage, Side 1
2	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
3	RXD	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
4	GND1	_	Digital-side ground connection, Side 1
5	CANL	I/O	Low-level CAN bus line
6	CANH	I/O	High-level CAN bus line
7	GND2	_	Transceiver-side ground connection, Side 2
8	V _{CC2}	_	Transceiver-side supply voltage, Side 2



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{CC1}	Supply voltage, side 1	-0.5	6	V
V _{CC2}	Supply voltage, side 2	-0.5	6	V
V _{IO}	Logic input and output voltage range (TXD and RXD)	-0.5	V _{CC1} +0.5 ⁽³⁾	٧
Io	Output current on RXD pin	-15	15	mA
V _{BUS}	Voltage on bus pins (CANH, CANL)	-58	58	V
V _{BUS_DIFF}	Differential voltage on bus pins (CANH-CANL)	-45	45	V
TJ	Junction temperature	-40	150	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	All pins ⁽¹⁾	±4000	V
V	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001	CANH and CANL to GND2 ⁽¹⁾	±10000	
V(ESD)	Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101	All pins ⁽²⁾	bins ⁽¹⁾ ±4000 V NH and CANL to GND2 ⁽¹⁾ ±10000 bins ⁽²⁾ ±750 Vered, CANH, CANL to bus side und (GND2) owered, CANH, CANL to bus side +12000	V
V	IEC 61000-4-2 System Level Electrostatic discharge (tested directly on device pins	Powered, CANH, CANL to bus side ground (GND2)	±8000	٧
V _(IEC_ESD)	with no external components on PCB) (3)	Unpowered, CANH, CANL to bus side ground (GND2)	±12000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) External components on bus pins may lead to different results

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC1} V _{CC2} I _{OH(RXD)}	Supply Voltage, Side 1, 1.8 V operation	1.71	1.89	V
VCC1	Supply Voltage, Side 1, 2.5 V, 3.3 V and 5.5 V operation	2.25	5.5	V
V _{CC2}	Supply Voltage, Side 2	4.5	5.5	V
	High-Level Output current, V _{CC1} = 5 V	-4		mA
I _{OH(RXD)}	High-Level Output current, V _{CC1} = 3.3 V	-2		mA
	High-Level Output current, V _{CC1} = 2.5 V, 1.8 V	-1		mA
	Low-level output current, V _{CC1} = 5 V		4	mA
I _{OL(RXD)}	Low-level output current, V _{CC1} = 3.3 V		2	mA
	Low-level output current, V _{CC1} = 2.5 V, 1.8 V		1	mA
T _A	Operating ambient temperature	-40	125	°C

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated



6.4 Thermal Information

		ISO1044B	
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	D (SOIC)	UNIT
		8 PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	119.5	°C/W
R _{OJC(top)}	Junction-to-case (top) thermal resistance	44.8	°C/W
R _{⊝JB}	Junction-to-board thermal resistance	56.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	28.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	55.3	°C/W
R _{OJC(bot)}	Junction-to-case (bottom) thermal resistance	-	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
P_{D}	Maximum power dissipation (both sides)	V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 60 Ω , TXD with 5V, 5Mbps 50% duty square wave			146	mW
P _{D1}	Maximum power dissipation (side-1)	V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 60 Ω , TXD with 5V, 5Mbps 50% duty square wave			15	mW
P _{D2}	Maximum power dissipation (side-2)	V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 60 Ω , TXD with 5V, 5Mbps 50% duty square wave			131	mW



6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFIC ATIONS	UNIT
			D-8	
IEC 6066	4-1			
CLR	External clearance ⁽¹⁾	Side 1 to side 2 distance through air	> 4	mm
CPG	External Creepage ⁽¹⁾	Side 1 to side 2 distance across package surface	> 4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
СТІ	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material Group	According to IEC 60664-1	I	
	Overveltage estageny	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	Overvoltage category	Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN VDE	V 0884-11:2017-01 ⁽²⁾			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	637	V_{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test;	450	V_{RMS}
		DC voltage	637	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	4242	V_{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} = 8 kV _{PK} (qualification)	5000	V_{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤ 5	
q_{pd}	Apparent charge ⁽⁴⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤ 5	pC
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.4 \times \sin(2 \pi ft), f = 1 MHz$	~1	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V, 100°C ≤ T _A ≤ 150°C	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 109	
	Pollution degree		2	
	Climatic category		40/125/ 21	
UL 1577				
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification); $V_{TEST} = 1.2$ × V_{ISO} , t = 1 s (100% production)	3000	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) ISO1044B is suitable for *safe electrical insulation* within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Plan to certify according to DIN V VDE V 0884-11:2017- 01	Plan to certify according to IEC 60950-1, IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011
Maximum transient isolation voltage, 4242 V _{PK} ; Maximum repetitive peak isolation voltage, 637 V _{PK} ; Maximum surge isolation voltage, 5000 V _{PK}	400 V _{RMS} basic insulation working voltage per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., for pollution degree 2, material group I	Single protection, 3000 V _{RMS}	Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V _{RMS} maximum working voltage
Certificate planned	Certificate planned	Certificate planned	Certificate planned

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOIC-8	PACKAGE					
I _S		R _{θJA} = 119.5 °C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			190	mA
	Safety input, output, or supply current	R _{θJA} = 119.5 °C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			290	mA
		R _{θJA} = 119.5 °C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			380	mA
		R _{θJA} = 119.5 °C/W, V _I = 1.89 V, T _J = 150°C, T _A = 25°C, see Figure 6-1			553	mA
P _S	Safety input, output, or total power	R _{θJA} = 119.5 °C/W, T _J = 150°C, T _A = 25°C, see Figure 6-2			1044	mW
T _S	Maximum safety temperature				150	°C

⁽¹⁾ The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{8,IA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.9 Electrical Characteristics - DC Specification

Typical specifications are at V_{CC1} = 3.3 V, V_{CC2} = 5 V, Min/Max are over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CH	ARACTERISTICS					
		V_{CC1} =1.71 V to 1.89 V, TXD = 0 V, bus dominant		2.3	3.5	mA
		V_{CC1} = 2.25 V to 5.5 V, TXD = 0 V, bus dominant		2.4	3.5	mA
laa.	Supply current Side 1	V_{CC1} = 1.71 V to 1.89 V, TXD = V_{CC1} , bus recessive		1.2	2.1	mA
ICC1	Supply current side 1	V_{CC1} = 2.25 V to 5.5 V, TXD = V_{CC1} , bus recessive		1.3	2.1	mA
Icc1 UVvcc1+ UVvcc1- VHYS(UVCC1) UVvcc2- VHYS(UVCC2) TXD TERMIN VIH VIL IIH		V _{CC1} =4.5 to 5.5V, TXD= 1Mbps 50% duty square wave		1.8	2.7	mA
		V _{CC1} =4.5 to 5.5V, TXD= 5Mbps 50% duty square wave		1.8	2.7	mA
		TXD = 0 V, bus dominant, R_L = 60 Ω		52	70	mA
		TXD = V_{CC1} , bus recessive, R_L = 60 Ω		5.9	9	mA
I _{CC2}	Supply current Side 2	V_{CC2} =4.5 to 5.5V, TXD= 1Mbps 50% duty square wave, R_L = 60 ohm		29.5	38	mA
		$V_{\rm CC2}$ =4.5 to 5.5V, TXD= 5Mbps 50% duty square wave, R _L = 60 ohm		29.5	39	mA
UV _{VCC1+}	Rising under voltage detection, Side 1				1.7	V
UV _{VCC1} -	Falling under voltage detection, Side 1		1.0			V
V _{HYS(UVCC1)}	Hysterisis voltage on V _{CC1} undervoltage lock-out		80.0	125		mV
UV _{VCC2+}	Rising under voltage detection, side 2			4.2	4.45	V
UV _{VCC2} -	Falling under voltage detection, side 2		3.8	4.0	4.25	V
V _{HYS(UVCC2)}	Hysterisis voltage on V _{CC2} undervoltage lock-out			200		mV
TXD TERMIN	IAL					
V _{IH}	High level input voltage		0.7×V _{CC1}			V
V_{IL}	Low level input voltage			(0.3×V _{CC1}	V
I _{IH}	High level input leakage current	TXD = V _{CC1}			1	μΑ
I _{IL}	Low level input leakage current	TXD = 0V	-20			μΑ
Cı	Input capacitance	VIN = $0.4 \times \sin(2 \times \pi \times 1E+6 \times t) + 1.65 \text{ V},$ V _{CC1} = 3.3 V		2		pF
RXD TERMIN	IAL					
		See Figure 7-4, I_O = -4 mA for 4.5 V \leq $V_{CC1} \leq$ 5.5 V	-0.4	-0.2		V
Vous Vs -	High level output voltage	See Figure 7-4, I_0 = -2 mA for 3.0 V \leq V _{CC1} \leq 3.6 V	-0.2	-0.06		V
VOH - VCC1	Trigit level output voltage	See Figure 7-4, I_0 = -1 mA for 2.25 V \leq $V_{CC1} \leq$ 2.75 V	-0.1	-0.04		V
/HYS(UVCC2) /HYS(UVCC2) TXD TERMIN /IH /IL H		See Figure 7-4, I_O = -1 mA for 1.71 V \leq $V_{CC1} \leq$ 1.89 V	-0.1	-0.04		V



www.ti.com

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		See Figure 7-4, $I_O = 4$ mA for 4.5 V \leq $V_{CC1} \leq 5.5$ V		0.2	0.4	V
	Law lawal autout valta sa	See Figure 7-4, I_O = 2 mA for 3.0 V \leq $V_{CC1} \leq$ 3.6 V		0.07	0.2	V
V _{OL}	Low level output voltage	See Figure 7-4, I_O = 1 mA for 2.25 V \leq $V_{CC1} \leq$ 2.75 V		0.035	0.1	V
		See Figure 7-4, $I_O = 1$ mA for 1.71 V \leq $V_{CC1} \leq 1.89$ V		0.04	0.1	V
DRIVER ELE	CTRICAL CHARACTERISTICS					
V	Bus output voltage(Dominant), CANH	See Figure 7-1 and Figure 7-2 , TXD = 0 V, $50~\Omega \le R_L \le 65~\Omega$, and C_L = open	2.75		4.5	V
V _{O(DOM)}	Bus output voltage(Dominant), CANL	See Figure 7-1 and Figure 7-2 ,TXD = 0 V, $50 \Omega \le R_L \le 65 \Omega$, and $C_L = open$	0.5		2.25	V
V _{O(REC)}	Bus output voltage(recessive), CANH and CANL	See Figure 7-1 and Figure 7-2 ,TXD = V_{CC1} and R_L = open	2.0	0.5 x V _{CC2}	3.0	V
	Differential output voltage(dominant)	See Figure 7-1 and Figure 7-2 ,TXD = 0 V, $45 \Omega \le R_L \le 70 \Omega$, and $C_L = open$	1.4		3.3	V
$V_{OD(DOM)}$	Differential output voltage(dominant)	See Figure 7-1 and Figure 7-2 ,TXD = 0 V, $50 \Omega \le R_L \le 65 \Omega$, and $C_L = open$	1.5		3.0	V
	Differential output voltage(dominant)	See Figure 7-1 and Figure 7-2 ,TXD = 0 V, $R_L = 2240 \Omega$, and $C_L = open$	1.5		5.0	V
· · · · · · · · · · · · · · · · · · ·	Differential output voltage(recessive)	See Figure 7-1 and Figure 7-2 ,TXD = V_{CC1} , R_L = 60 Ω , and C_L = open	-120.0		12.0	mV
V _{OD(REC)}	Differential output voltage(recessive)	See Figure 7-1 and Figure 7-2 ,TXD = V_{CC1} , R_L = open, and C_L = open	-50.0		50.0	mV
V _{SYM_DC}	Output symmetry (V_{CC2} - $V_{O(CANH)}$ - $V_{O(CANL)}$)	See Figure 7-1 and Figure 7-2 , R_L = 60 Ω and C_L = open	-400.0		400.0	mV
1	Short circuit current steady state	See Figure 7-8 , -15 V < CANH < 40 V, CANL = open, and TXD = 0V	-115.0			mA
los(ss_dom)	output current, dominant	See Figure 7-8 , -15 V < CANL < 40 V, CANH = open, and TXD = 0V			115.0	mA
I _{OS(SS_REC)}	Short circuit current steady state output current, recessive	See Figure 7-8 , -27 V < VBUS < 32 V, VBUS = CANH = CANL, and TXD = V _{CC1}	-5.0		5.0	mA
RECEIVER E	LECTRICAL CHARACTERISTICS					
V _{IT}	Differential input threshold voltage	See Figure 7-4 and Table 7-1 , -12 V ≤ V _{CM} ≤ 12 V	500.0		900.0	mV
V _{HYS}	Hysteresis voltage for differential input threshold	See Figure 7-4 and Table 7-1 , -12 V ≤ V _{CM} ≤ 12 V		100		mV
V _{DIFF(DOM)}	Dominant state differential input voltage range	See Figure 7-4 and Table 7-1 , -12 V \leq V _{CM} \leq 12 V	0.9		9	V
V _{DIFF(REC)}	Recessive state differential input voltage range	See Figure 7-4 and Table 7-1 , -12 V \leq V _{CM} \leq 12 V	-4		0.5	V
V _{CM}	Input common mode range	See Figure 7-4 and Table 7-1	-12		12	V
OFF(LKG)	power-off bus input leakage current	CANH = CANL = 5V, VCC to GND via 0Ω and $47k\Omega$ resistor			5	μΑ
Cı	Input capacitance to ground (CANH or CANL)	TXD = V _{CC1}			20	pF
C _{ID}	Differential input capacitance	TXD = V _{CC1}			10	pF
R _{ID}	Differential input resistance	$TXD = V_{CC1}$; -12 V \leq VCM \leq +12 V; R _{ID} = R _{CAN_H} + R _{CAN_L}	40		90	kΩ
R _{IN}	Input resistance (CANH or CANL)	$\begin{aligned} TXD &= V_{CC1}; -12 \text{ V} \leq \text{VCM} \leq +12 \text{ V}; \\ R_{CAN_H} \text{ or } R_{CAN_L} &= \Delta \text{ V} / \Delta \text{ I} \end{aligned}$	20		45	kΩ
R _{IN(M)}	Input resistance matching: (1 - R _{IN(CANH)} /R _{IN(CANL)}) x 100%	V _{CANH} = V _{CANL} = 5 V	-1		1	%
-	-					



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
THERMAL SH	HUTDOWN				
T _{TSD}	Thermal shutdown temperature			190	°C
T _{TSD_HYST}	Thermal shutdown hysteresis			8	°C



6.10 Switching Characteristics

Typical specifications are at V_{CC1} = 3.3 V, V_{CC2} = 5 V, Min/Max are over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	150 199 175 219 175 212		UNIT
DEVICE SWIT	CHING CHARACTERISTICS					
topopy copy	Total loop delay, driver input TXD to	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V \leq $V_{CC1} \leq$ 1.89 V		150	203	ns
t _{PROP(LOOP1)}	receiver RXD, recessive to dominant	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V \leq V _{CC1} \leq 5.5 V		150	199	ns
	Total loop delay, driver input TXD to	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V \leq V _{CC1} \leq 1.89 V		175	219	ns
^t PROP(LOOP2)	receiver RXD, dominant to recessive	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V \leq V _{CC1} \leq 5.5 V		175	212	ns
t _{UV_RE_} ENABLE	Re-enable time after Undervoltage event	Time for device to return to normal operation from V _{CC1} or V _{CC2} under voltage event			300.0	μs
CMTI	Common mode transient immunity	TXD=V _{CC1} or GND1, V _{CM} = 1200V _{PK} , See Figure 7-9	85			kV/μs
DRIVER SWIT	CHING CHARACTERISTICS					
t _{pHR}	Propagation delay time, Low-to-High TXD edge to driver recessive			85	105	
t_{pLD}	Propagation delay time, High-to-Low TXD edge to driver dominant	See Figure 7-3 , R_L = 60 Ω and C_L = 100 pF; input rise/fall time (10% to 90%) on		70	105	ns
$t_{sk(p)}$	pulse skew (tpHR - tpLD)	TXD =1 ns		12.5		
t _R	Differential output signal rise time			27		
t _F	Differential output signal fall time			42		
V_{SYM}	Driver symmetry (V _{O(CANH)} + V _{O(CANL)})/V _{CC}	See Figure 7-3 and Figure 9-3, R _{TERM} =60 Ω, C _L =open, C _{SPLIT} = 4.7nF, TXD= Dominant or receissive or toggling at 250 kHz, 1 MHz	0.9		1.1	V/V
t _{TXD_DTO}	Dominant time out	See Figure 7-7 , R_L = 60 Ω and C_L = open	1.2		3.8	ms
RECEIVER S	WITCHING CHARACTERISTICS					
t _{pRH}	Propagation delay time, bus dominant-to-recessive input edge to RXD high output			90	130	ns
t _{pDL}	Propogation delay time, bus recessive-to-dominant input edge to RXD low output	See Figure 7-5 , C _{L(RXD)} = 15 pF,		71	110	ns
t _R	Output signal rise time(RXD)			1		ns
t _F	Output signal fall time(RXD)			1		ns
FD TIMING PA	ARAMETERS					
	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 500 \text{ ns}$	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	435.0		530.0	ns
t _{BIT(BUS)}	Bit time on CAN bus output pins with $t_{BIT(TXD)} = 200 \text{ ns}$	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	155.0		210.0	ns



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Bit time on RXD output pin with $t_{BIT(TXD)} = 500 \text{ ns}$	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	400	550.0	ns
t _{BIT(RXD)}	Bit time on RXD output pin with $t_{BIT(TXD)} = 200 \text{ ns}$	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	120.0	220.0	ns
ΔtREC	Receiver timing symmetry with $t_{BIT(TXD)}$ = 500 ns	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; $\Delta tREC$ = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	-65.0	40.0	ns
ΔανΕΟ	Receiver timing symmetry with $t_{BIT(TXD)}$ = 200 ns	See Figure 7-6 , R_L = 60 Ω , C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; $\Delta tREC = t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	-45.0	15.0	ns

6.11 Insulation Characteristics Curves




Figure 6-1. Thermal Derating Curve for Limiting Current per VDE for 8-D Package




Figure 6-2. Thermal Derating Curve for Limiting Power per VDE for 8-D Package

6.12 Typical Characteristics





Figure 6-3. Side 1 Supply Current vs Datarate




 V_{CC1} = 5V, Temp = 25°C, R_L = 60 Ω , $C_{L(RXD)}$ = 15pF Figure 6-4. Side 2 Supply Current vs Datarate

2.75 2.5 20 40 60 100 120 -20 80


 $V_{CC1} = V_{CC2} = 5V$, $R_L = 60 \Omega$, $C_{L(RXD)} = 15pF$

Figure 6-5. Side 1 Supply Current vs Ambient **Temperature**




 $V_{CC1} = V_{CC2} = 5V$, $R_L = 60 \Omega$, $C_{L(RXD)} = 15pF$

Figure 6-6. Side 2 Supply Current vs Ambient **Temperature**



 $V_{CC1} = V_{CC2} = 5V$, Bus Load = 60 $\Omega \parallel 100$ pF, $C_{L(RXD)}$ = 15pF




 $V_{CC1} = V_{CC2} = 5V$, $R_L = 60 \Omega$

0.4

0.3

0.2

Figure 6-7. Loop Delay vs Ambient Temperature



 V_{CC1} = 5V, Temp = 25°C, R_L = 60 Ω

Figure 6-9. Dominant state differential output voltage vs Side2 supply voltage





Figure 6-8. Dominant state differential output

 $V_{CC1} = V_{CC2} = 5V$, TXD = Floating

Figure 6-10. Receiver differential threshold voltage vs Ambient Temperature

20 40 60 80 Temperature (°C)





 $V_{CC1} = V_{CC2} = 5V$, $R_L = 60\Omega$

Figure 6-11. Dominant timeout vs Ambient Temperature




Figure 6-12. Glitch Free Power Up on V_{CC1} – CAN Bus Remains Recessive




Figure 6-13. Glitch Free Power Up on V_{CC2} – CAN Bus Remains Recessive




Figure 6-14. Typical TXD, RXD, CANH and CANL Waveforms at 2 Mbps




Figure 6-15. Typical TXD, RXD, CANH and CANL Waveforms at 500 kbps



7 Parametric Measurement Information




Figure 7-1. Driver Voltage, Current and Test Definitions





Figure 7-2. Bus Logic State Voltage Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 O

Figure 7-3. Driver Test Circuit and Voltage Waveforms





Figure 7-4. Receiver Voltage and Current Definitions





A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G =$ 50 Ω .

Figure 7-5. Receiver Test Circuit and Voltage Waveforms

Table 7-1. Receiver Differential Input Voltage Threshold Test

INPUT			OUTPUT	OUTPUT			
V _{CANH}	V _{CANL}	V _{ID}	RXD				
-11.5 V	-12.5 V	1000 mV	L				
12.5 V	11.5 V	1000 mV	L	.,			
-8.55 V	-9.45 V	900 mV	L	V _{OL}			
9.45 V	8.55 V	900 mV	L				
-8.75 V	-9.25 V	500 mV	Н				
9.25 V	8.75 V	500 mV	Н				
-11.8 V	-12.2 V	400 mV	Н	V _{OH}			
12.2 V	11.8 V	400 mV	Н				
Open	Open	X	Н				





Figure 7-6. t_{LOOP} and CAN FD Timing Parameter Measurement



A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 6$ ns, $t_f \le 6$ ns, $t_C = 50$ Ω .

Figure 7-7. Dominant Time-out Test Circuit and Voltage Waveforms




Figure 7-8. Driver Short-Circuit Current Test Circuit and Waveforms





Figure 7-9. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO1044B device is a digitally isolated CAN transceiver that offers $\pm 58\text{-V}$ DC bus fault protection and $\pm 12\text{-V}$ common-mode voltage range. The device supports up to 5-Mbps data rate in CAN FD mode allowing much faster transfer of payload compared to classic CAN. The ISO1044B device has an isolation withstand voltage of 3000 V_{RMS} with a surge isolation voltage of $5kV_{PK}$. The device can operate from 1.8-V, 2.5-V, 3.3-V, and 5-V supplies on side 1 and a 5-V supply on side 2. This supply range is of particular advantage for applications operating in harsh industrial environments because the low voltage on side 1 enables the connection to low-voltage microcontrollers for power conservation, whereas the 5 V on side 2 maintains a high signal-to-noise ratio of the bus signals.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 CAN Bus States

The CAN bus has two states during operation: *dominant* and *recessive*. A dominant bus state, equivalent to logic low, is when the bus is driven differentially by a driver. A recessive bus state is when the bus is biased to a common mode of V_{CC} / 2 through the high-resistance internal input resistors of the receiver, equivalent to a logic high. The host microprocessor of the CAN node uses the TXD pin to drive the bus and receives data from the bus on the RXD pin. See Figure 8-1 and Figure 8-2.




Figure 8-1. Bus States (Physical Bit Representation)




Figure 8-2. Simplified Recessive Common Mode Bias and Receiver

8.3.2 Digital Inputs and Outputs: TXD (Input) and RXD (Output)

The V_{CC1} supply for the isolated digital input and output side of the device can be supplied by 1.8-V, 2.5-V, 3.3-V, and 5-V supplies and therefore the digital inputs and outputs are 1.8-V, 2.5-V, 3.3-V, and 5-V compatible.

8.3.3 Protection Features

8.3.3.1 TXD Dominant Timeout (DTO)

The TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where the TXD pin is held dominant longer than the timeout period, t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on the TXD pin. The DTO circuit disables the CAN bus driver if no rising edge occurs before the timeout period expires, which frees the bus for communication between other nodes on the network. The CAN driver is activated again when a recessive signal occurs on the TXD pin, clearing the TXD DTO condition. The receiver and RXD pin still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.






Figure 8-3. Example Timing Diagram for TXD DTO

Note

The minimum dominant TXD time (t_{TXD_DTO}) allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the $t_{TXD\ DTO}$ minimum, limits the minimum data rate. Calculate the minimum transmitted data rate with Equation 1.

Minimum Data Rate =
$$11 / t_{TXD_DTO}$$
 (1)

8.3.3.2 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold (T_{TSD}), the device turns off the CAN driver circuits, blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature $(T_{TSD\ HYST})$ below the thermal shutdown temperature (T_{TSD}) of the device.

8.3.3.3 Undervoltage Lockout and Default State

The supply pins have undervoltage detection that places the device in protected or default mode which protects the bus during an undervoltage event on the V_{CC1} or V_{CC2} supply pins. If the bus-side power supply, V_{CC2} , is less than about 4 V, the power shutdown circuits in the ISO1044B device disable the transceiver to prevent false transmissions because of an unstable supply. If the V_{CC1} supply is still active when this occurs, the receiver output (RXD) goes to a default HIGH (recessive) value. Table 8-1 summarizes the undervoltage lockout and failsafe behavior.

DEVICE STATE BUS OUTPUT RXD V_{CC1} V_{CC2} > UV_{VCC1} > UV_{VCC2} **Functional** Per Device State and TXD Mirrors Bus > UV_{VCC2} Protected Undetermined <UV_{VCC1} Recessive < UV_{VCC2}

High Impedance

Protected

Table 8-1. Undervoltage Lockout and Default State

>UV_{VCC1}

Recessive (Default High)

Note

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in 300 µs.

8.3.3.4 Floating Pins

The ISO1044B has internal pull-ups on critical pins which places the device into known states if the pin floats. This internal bias should not be relied upon by design though, especially in noisy environments, but instead should be considered a failsafe protection feature.

When a CAN controller supporting open drain outputs is used, an adequate external pull-up resistor must be used to ensure that the TXD output of the CAN controller maintains adequate bit timing to the input of the CAN transceiver.

8.3.3.5 Unpowered Device

The device is designed to be *ideal passive* or *no load* to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus which is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

8.3.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line has a short-circuit fault condition. The first protection feature is driver current limiting (both dominant and recessive states) and the second feature is TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, therefore the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- · Control fields with set bits
- Bit stuffing
- Interframe space
- · TXD dominant time out (fault case limiting)

These factors ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. Use Equation 2 to calculate the average short circuit current.

$$I_{OS(AVG)} = \text{\%Transmit} \times [(\text{\%REC_Bits} \times I_{OS(SS)_REC}) + (\text{\%DOM_Bits} \times I_{OS(SS)_DOM})] + [\text{\%Receive} \times I_{OS(SS)_REC}]$$
 (2)

where

- I_{OS(AVG)} is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS)} REC is the recessive steady state short circuit current
- I_{OS(SS)} DOM is the dominant steady state short circuit current

Note

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.



8.4 Device Functional Modes

Table 8-2 and Table 8-3 list the driver and receiver functions. Table 8-4 lists the functional modes for the ISO1044B device.

Table 8-2. Driver Function Table

INPUT	OUTI	PUTS	DRIVEN BUS STATE		
TXD ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	DRIVEN BUS STATE		
L	Н	L	Dominant		
Н	Z	Z	Recessive		

(1) H = high level, L = low level, Z = common mode (recessive) bias to V_{CC} / 2. See Figure 8-1 and Figure 8-2 for bus state and common mode bias information.

Table 8-3. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS V _{ID} = V _{CANH} - V _{CANL} (3)	BUS STATE	RXD PIN ⁽¹⁾
	$V_{ID} \ge V_{IT(MAX)}$	Dominant	L
Normal	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	Undefined	Undefined
Normal	$V_{ID} \le V_{IT(MIN)}$	Recessive	Н
	Open (V _{ID} ≈ 0 V)	Open	Н

(1) H = high level, L = low level

Table 8-4. Function Table

		DRIVER(1)			RECEIVER			
INPUTS	OUT	PUTS	BUS STATE	DIFFERENTIAL INPUTS	OUTPUT	BUS STATE		
TXD	CANH	CANL	BUSSIAIE	V _{ID} = CANH-CANL ⁽³⁾	RXD	BUSSIAIE		
L ⁽²⁾	Н	L	DOMINANT	$V_{ID} \ge V_{IT(MAX)}$	L	DOMINANT		
Н	Z	Z	RECESSIVE	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	Undefined	Undefined		
Open	Z	Z	RECESSIVE	$V_{ID} \le V_{IT(MIN)}$	Н	RECESSIVE		
X if V _{CC1} supply < UV _{VCC1}	Z	Z	RECESSIVE	Open (V _{ID} ≈ 0 V)	Н	RECESSIVE		

- (1) H = high level; L = low level; X = irrelevant; Z = high impedance
- (2) Logic low pulses to prevent dominant time-out.
- (3) See Receiver Electrical Characteristics section for input thresholds.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO1044B device can be used with other components from Texas Instruments such as a microcontroller, a transformer driver, and a linear voltage regulator to form a fully isolated CAN interface.

9.2 Typical Application




Figure 9-1. Application Circuit With ISO1044 in 8-SOIC Package

ISO1044B is optimized for small solution size and meets 8 kV contact ESD (Electrostatic discharge) per IEC 61000-4-2 standalone with no external components on bus. If the application requires the usage of Common mode choke (CMC) as shown in Figure 9-1, then use of Transient voltage suppressor (TVS) is a must to achieve 8kV IEC ESD. Test results with CMC Part number: ACT45B-101-2P-TL003 and TVS Part number: CPDT-12V show 8 kV IEC ESD (Level 4) pass.

9.2.1 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the ISO1044B device only requires external bypass capacitors to operate.

9.2.2 Detailed Design Procedure

9.2.2.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the ISO1044B transceiver.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 Standard. These organizations and standards have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet, and NMEA2000.

The ISO1044B device is specified to meet the 1.5-V requirement with a $50-\Omega$ load, incorporating the worst case including parallel transceivers. The differential input resistance of the ISO1044B device is a minimum of $30~k\Omega$. If 100~ISO1044B transceivers are in parallel on a bus, this requirement is equivalent to a $300-\Omega$ differential load worst case. That transceiver load of $300~\Omega$ in parallel with the $60~\Omega$ gives an equivalent loading of $50~\Omega$. Therefore, the ISO1044B device theoretically supports up to 100~t transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity, therefore a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40~t m by careful system design and data-rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1~t m with changes in the termination resistance, cabling, less than 64~t nodes, and a significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. Using this flexibility requires the responsibility of good network design and balancing these tradeoffs.

9.2.2.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance ($Z_{\rm O}$). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes are removed from the bus, the termination must be carefully placed so that it is not removed from the bus.




Figure 9-2. Typical CAN Bus

Termination may be a single $120-\Omega$ resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination can be used.

(See Figure 9-3). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.




Figure 9-3. CAN Bus Termination Concepts

10 Power Supply Recommendations

To make sure operation is reliable at all data rates and supply voltages, a 0.1- μ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. In addition, a bulk capacitance, typically 4.7 μ F, can be placed near the V_{CC2} supply pin. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6505B. For such applications, detailed power supply design, and transformer selection recommendations are available in the SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Section 11.2 Figure 11-1). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
- · Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

Suggested placement and routing of ISO1044B bypass capacitors and optional TVS diodes is shown in Figure 11-2. In particular, place the V_{CC2} bypass capacitors on the top layer, as close to the device pins as possible, and complete the connection to the V_{CC2} and G_{ND2} pins without using vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the highfrequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over lowercost alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 11-1. Recommended Layer Stack






Figure 11-2. 8-D Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, ISO1044 Isolated CAN Transceiver Evaluation Module User's Guide
- Texas Instruments, Isolate your CAN systems without compromising on performance or space TI TechNote
- Texas Instruments, Isolation Glossary
- Texas Instruments, High-voltage reinforced isolation: Definitions and test methodologies
- Texas Instruments, How to Isolate Signal and Power in Isolated CAN Systems TI TechNote
- Texas Instruments, How to Design Isolated CAN Systems With Correct Bus Protection Application Report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


D0008B



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed .006 [0.15], per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.






EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO1044BD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1044B	Samples
ISO1044BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1044B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1044BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1044BDR	SOIC	D	8	2500	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO1044BD	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated