

50 mA, 3 μA supply current low drop linear regulator

Datasheet - production data



SOT323-5L

Features

- 2.3 V to 12 V input voltage range
- 50 mA maximum output current
- 3 µA quiescent current
- Available in 1.8 V, 2.5 V, 3.3 V, 5.0 V and adjustable voltage
- 200 mV dropout voltage at 25 mA output current
- Internal thermal protection
- Available in SOT323-5L package

Applications

- Portable/battery-powered equipment
- Electronic sensors
- Microcontroller power
- · Real-time clock backup power

Description

The STLQ50 is a BiCMOS linear regulator specifically designed for operating in environments where very low power consumption is required.

Its very low quiescent current (3 μ A) results in extended battery life, making the device suitable for applications which have very long standby time.

The PMOS pass element allows very good dropout values (200 mV at 25 mA I_O and 350 mV at full load) without affecting the consumption characteristics.

Housed in the very small SOT323-5L, it meets space-saving requirements in battery-powered equipment.

Table 1. Device summary

SOT323-5L (T&R)	Output voltage	Marking
STLQ50C18R	1.8 V	Q18
STLQ50C25R	2.5 V	Q25
STLQ50C33R	3.3 V	Q33
STLQ50C50R	5.0 V	Q50
STLQ50C-R	Adjustable	QAD

Contents STLQ50

Contents

1	Block diagram	3
2	Pin configuration	4
3	Maximum ratings	5
4	Electrical characteristics	6
5	Typical application	7
6	Typical characteristics	8
7	Application information	0
	7.1 External components	lC
	7.2 Power dissipation	l C
	7.3 Protection	11
В	Package mechanical data	2
9	Packaging mechanical data1	
10	Revision history 1	7




STLQ50 **Block diagram**

Block diagram

 V_{OUT} Current generator Thermal protection ¢ OPAMP Bandgap GND

Figure 1. Block diagram (fixed version)





Pin configuration STLQ50

2 Pin configuration

Figure 3. Pin connections (top view)




Table 2. Pin description

Pin n°	Symbol	Note	
ADJ pin on the Adjustable version		ADJ pin on the Adjustable version	
N/C Not connected on fixed version		Not connected on fixed version	
2	GND	Ground	
3	N/C	Not connected	
4	IN	Input voltage	
5	OUT	Output voltage	

STLQ50 Maximum ratings

3 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{I}	DC Input voltage	-0.3 to +14	V
V_{ADJ}	ADJ pin voltage	-0.3 to +7	V
ESD	Human body model	±2	kV
TJ	Junction temperature	-40 to 150	°C
T _{STG}	Storage temperature range	-55 to 150	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	SOT323-5L	Unit
R _{thJA}	Thermal resistance junction-ambient	331.4 ⁽¹⁾	°C/W

^{1.} This value is referred to a 4-layer PCB, JEDEC standard test board.

Electrical characteristics STLQ50

4 Electrical characteristics

 V_l = $V_{O(NOM)}$ +1 V or V_l = 2.5 V if V_O < 1.5 V; T_A = -40 °C to 125 °C; I_O = 1 mA; typical values are at T_A = 25 °C, C_O = 1 μF unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
\ /	land the land and a	I _O = 20 mA	2.3		12	V	
V _I	Input voltage range	I _O = 50 mA	2.5		12	V	
	Quiescent current (measured on	V _I = 5 V		3.5	5.0		
IQ	ground pin, fixed version)	V _I = 12 V		4.1	6.0	μA	
	Output voltage range (STLQ50ADJ)		1.222		11	V	
V _O	Accuracy as percentage of nominal voltage at T _J = 25 °C		-2		+2	%	
V _{DROP-MAX}	Max dropout voltage (1)	I _O = 50 mA;		0.4	0.7	V	
ΔV_{O}	Load regulation	1 mA < I _O < 50 mA			0.15	%/mA	
ΔV _O	Line regulation	$V_O = 1.5 \text{ V}:$ $V_O + 1 \text{ V} < V_I < 12 \text{ V};$ $V_O < 1.5 \text{ V}:$ $2.5 \text{ V} < V_I < 12 \text{ V};$			0.3	%/V	
SVR	Supply voltage rejection	V _{RIPPLE} = 0.1 V, I _O = 20 mA, f = 120 Hz		30		dB	
eN	Output noise voltage	B _W from 200 Hz to 100 kHZ; I _O = 10 mA		560		μV _{RMS}	
T _h	Thermal protection			160		°C	
I _{OMAX}	Maximum output current (2)	V _O = 0 V		500		mA	

^{1.} V_I = 2.5 V when $V_{O(NOM)} \le$ 2.1 V

577

^{2.} The maximum power dissipation must not be exceeded, see application information for details.

STLQ50 Typical application

5 Typical application

Figure 4. Fixed versions





Figure 5. Adjustable version





6 Typical characteristics

Figure C. V. vo. T.

Figure 6. V_O vs. T_J

1.84
1.82
1.8
1.76
1.74
V_i=2.8V, I_O=20mA
1.72
-50 -25 0 25 50 75 100 125
Temp [°C]

Figure <u>7. V_O vs. V_I</u>




Figure 8. I_Q vs. T_J




Figure 9. V_{DROP} vs. I_{O}




Figure 10. V_{DROP} vs. T_J





Figure 11. Stability




57/

8/18

Figure 12. S.V.R. vs. Freq.

Figure 13. S.V.R. vs. I_O







Figure 14. Line transient response

Figure 15. Load transient response








Figure 16. Short-circuit current

Figure 17. Thermal protection







7 Application information

The STLQ50 is a BiCMOS linear regulator specifically designed for operating in environments with very low power consumption requirements. The very low quiescent current of 3 μ A is obtained through the use of CMOS technology which makes the device suitable for application that have long standby time. Its very low power consumption allows extended battery life and the tiny packages (SOT323-5L) satisfy the space-saving requirements of battery-powered equipment. Moreover, the STLQ50 provides wide input voltage operation from 2.5 V up to 12 V.

The PMOS pass element also permits a very good dropout values of 0.7 V at full load and at 125 °C without affecting consumption characteristics.

7.1 External components

The typical application schematic of the STLQ50 is shown in *Figure 4* - *Figure 5*, 1 μ F input and output capacitors placed close to the device are required for proper operation. The device is stable with electrolytic and ceramic output capacitors having values higher than 1 μ F (see *Figure 11* for stability details).

In the adjustable version the output voltage is programmed using an external resistor divider, as shown in *Figure 5*. The output voltage can be adjusted from 1.22 to 11 V and it can be calculated using the following equation:

Equation 1

$$V_O = V_{FB} x (1+R_1/R_2)$$

where $V_{FR} = 1.222 \text{ V}$ is the internal reference voltage.

The sum of the R_1 and R_2 resistors should be chosen in order to guarantee at least 1 μA of divider current. Lower value resistors improve the noise performance but the quiescent current will increase. Higher value resistors should be avoided because the ADJ leakage current will influence the voltage set by the resistor divider, rendering the formula above no longer valid.

The suggested design procedure is to choose R_2 = 1 $M\Omega$ and then calculate R_1 using the following equation:

Equation 2

$$R_1 = (V_O/V_{FB}-1) \times R_2$$

7.2 Power dissipation

In order to ensure proper operation, the STLQ50 junction temperature should never exceed 125 °C; this limits the maximum power dissipation the regulator can sustain in any application. The maximum power dissipation can be calculated as:

Equation 3

$$P_{DMAX} = (T_{JMAX} - T_A)/R_{thJA}$$

where $T_{JMAX} = 125 °C$;

10/18 DocID13205 Rev 7



T_A is the ambient temperature;

R_{thJA} is the junction-to-ambient thermal resistance of the package (see *Table 4* thermal data).

The power dissipation can be calculated simply as:

Equation 4

$$P_D = (V_I - V_O) \times I_O$$

In every application condition, P_D must be lower than P_{DMAX} .

7.3 Protection

The PMOS pass element has an internal diode with anode connected to V_O and cathode to V_I . In case $V_O > V_I$, the current will flow from output to input without limitation. In this case, a proper limiting network is recommended.

The current limitation is automatically provided by the characteristics of the PMOS pass element (see typical characteristics), so the short-circuit current is dependent on the input voltage. When considering short-circuit current, take care in any case not to exceed the maximum sustainable power dissipation of the device.

The STLQ50 features an internal thermal protection that linearly reduces the output current when the internal temperature increases. Consequently, at a given load, the output voltage decreases also. The action of the thermal protection starts at 125 °C when the output voltage slightly decreases, while close to 163 °C the output voltage drops to 0 V. Since this is a linear control, sudden overcurrent conditions can quickly raise the chip temperature without giving time for the thermal protection to act, so it cannot be used as a limitation for the output current.



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

57

12/18 DocID13205 Rev 7




Figure 18. SOT323-5L drawing

5/

Table 6. SOT323-5L mechanical data

Dim.		mm	
	Min.	Тур.	Max.
Α	0.80		1.10
A1	0		0.10
A2	0.80	0.90	1
b	0.15		0.30
С	0.10		0.22
D	1.80	2	2.20
E	1.80	2.10	2.40
E1	1.15	1.25	1.35
е		0.65	
e1		1.30	
L	0.26	0.36	0.46
<	0°		8°

9 Packaging mechanical data




Figure 19. SOT323-xL tape and reel drawing

Table 7. SOT323-xL tape and reel mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
А	175	180	185	
С	12.8	13	13.2	
D	20.2			
N	59.5	60	60.5	
Т			14.4	
Ao		2.25		
Во		3.17		
Ко		1.2		
Po	3.9	4.0	4.1	
Р	3.9	4.0	4.2	

47/

STLQ50 Revision history

10 Revision history

Table 8. Document revision history

Date	Revision	Changes
07-Feb-2007	1	Initial release.
13-Feb-2007	2	Typo in cover page 350 mA ==> 350 mV.
06-Jul-2007	3	Added part number.
14-Nov-2007	4	Added Table 1.
31-Jan-2013	5	 Modified line regulation test condition <i>Table 5 on page 6</i>. Minor text changes throughout the document.
09-May-2014	6	Part number STLQ50xx changed to STLQ50. Removed SOT23-5L package. Updated Table 1: Device summary, Section 1: Block diagram, Section 2: Pin configuration, Section 3: Maximum ratings, Section 5: Typical application, Section 7: Application information, Section 8: Package mechanical data. Added Section 9: Packaging mechanical data. Minor text changes.
19-Jul-2019	7	Added Marking in Table 1: Device summary on the cover page.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

57

18/18 DocID13205 Rev 7