

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Data Sheet

High-Performance, 16-bit Digital Signal Controllers

^{© 2011} Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-820-7

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

High-Performance, 16-Bit Digital Signal Controllers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0-3.6V):
 - High temperature range (-40°C to +150°C)

High-Performance DSC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- · 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 83 base instructions: mostly 1 word/1 cycle
- Two 40-bit accumulators with rounding and saturation options
- Flexible and powerful addressing modes:
 - Indirect
 - Modulo
 - Bit-Reversed
- Software stack
- 16 x 16 fractional/integer multiply operations
- 32/16 and 16/16 divide operations
- Single-cycle multiply and accumulate:
- Accumulator write back for DSP operations
- Dual data fetch
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
 - Can pair up to make two 32-bit timers
 - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock/Calendar (RTCC):
 - Provides clock, calendar and alarm functions

Interrupt Controller:

- 5-cycle latency
- Up to 49 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- · Five processor exceptions

Digital I/O:

- · Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- · Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5.5V output with open drain configuration on 5V tolerant pins with external pull-up
- 4 mA sink on all I/O pins

On-Chip Flash and SRAM:

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 16 Kbytes)
- Boot, Secure and General Security for program Flash

System Management:

- · Flexible clock options:
 - External, crystal, resonator, internal RC
 - Fully integrated Phase-Locked Loop (PLL)
- Extremely low jitter PLL
- Power-up Timer
- Oscillator Start-up Timer/Stabilizer
- Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- Idle, Sleep, and Doze modes with fast wake-up

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to 13 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

Audio Digital-to-Analog Converter (DAC):

- 16-bit Dual Channel DAC module
- 100 ksps maximum sampling rate
- Second-Order Digital Delta-Sigma Modulator

Data Converter Interface (DCI) module:

- Codec interface
- Supports I²S and AC'97 protocols
- Up to 16-bit data words, up to 16 words per frame
- 4-word deep TX and RX buffers

Comparator Module:

• Two analog comparators with programmable input/output configuration

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

Communication Modules:

- 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C[™]:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN 2.0 bus support
 - IrDA® encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN[™] module) 2.0B active:
- Up to eight transmit and up to 32 receive buffers
- 16 receive filters and three masks
- Loopback, Listen Only and Listen All
- Messages modes for diagnostics and bus monitoring
- Wake-up on CAN message
- Automatic processing of Remote Transmission Requests
- FIFO mode using DMA
- DeviceNet[™] addressing support
- Parallel Master Slave Port (PMP/EPSP):
 - Supports 8-bit or 16-bit data
 - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
 - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
 - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

Packaging:

- 28-pin SDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

Note: See the device variant tables for exact peripheral features per device.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

					1	Rem	appabl	e Peri	phera	al								er)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	Data Converter Interface	UART	IdS	ECANTM	External Interrupts ⁽³⁾	RTCC	I ² C TM	CRC Generator	10-bit/12-bit ADC (Channels)	16-bit Audio DAC (Pins)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128GP804	44	128	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ128GP802	28	128	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ128GP204	44	128	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ128GP202	28	128	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64GP804	44	64	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ64GP802	28	64	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ64GP204	44	64	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ64GP202	28	64	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S
dsPIC33FJ32GP304	44	32	4	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ32GP302	28	32 Jusive of	4	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SDIP SOIC QFN-S

TABLE 1:	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04
	CONTROLLER FAMILIES


Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.


3: Only two out of three interrupts are remappable.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04


Pin Diagrams




DS70292E-page 6




© 2011 Microchip Technology Inc.



DS70292E-page 8




^{© 2011} Microchip Technology Inc.



dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

Pin Diagram



^{© 2011} Microchip Technology Inc.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

Pin Diagram




Table of Contents

dsPIC	C33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Product Families	5
1.0	Device Overview	15
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	73
6.0	Resets	79
7.0	Interrupt Controller	87
8.0	Direct Memory Access (DMA)	129
9.0	Oscillator Configuration	141
10.0	Power-Saving Features	153
11.0	I/O Ports	159
	Timer1	
13.0	Timer2/3 and Timer4/5 Feature	189
14.0	Input Capture	195
15.0	Output Compare	197
16.0	Serial Peripheral Interface (SPI)	201
17.0	Inter-Integrated Circuit™ (I ² C™)	
18.0	Universal Asynchronous Receiver Transmitter (UART)	215
19.0	Enhanced CAN (ECAN™) Module	221
20.0	Data Converter Interface (DCI) Module	
	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
22.0	Audio Digital-to-Analog Converter (DAC)	265
	Comparator Module	
24.0	Real-Time Clock and Calendar (RTCC)	277
25.0	Programmable Cyclic Redundancy Check (CRC) Generator	
26.0	Parallel Master Port (PMP)	291
27.0	Special Features	299
28.0	Instruction Set Summary	309
29.0	Development Support	317
30.0	Electrical Characteristics	321
	High Temperature Electrical Characteristics	
32.0	Packaging Information	385
	ndix A: Revision History	
Index	(403
The N	Nicrochip Web Site	409
Custo	omer Change Notification Service	409
	omer Support	
Read	ler Response	410
Produ	uct Identification System	411

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

^{© 2011} Microchip Technology Inc.






TABLE 1-1:	BLE 1-1: PINOUT I/O DESCRIPTIONS							
Pin Name	Pin Name Pin Buffer Type PPS Descrip		Description					
AN0-AN12	I	Analog		Analog input channels.				
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin				
CLKO	0	_	No	function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode;				
OSC2	I/O	—	No	CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
SOSCI	1	ST/CMOS	No	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
SOSCO	0	—	No	32.768 kHz low-power oscillator crystal output.				
CN0-CN30	I	ST	No No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.				
IC1-IC2 IC7-IC8		ST ST	Yes	Capture inputs 1/2. Capture inputs 7/8.				
OCFA			Yes					
OCFA OC1-OC4		ST —	Yes Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare outputs 1 through 4.				
INT0		ST	No	External interrupt 0.				
INT1	1	ST	Yes	External interrupt 1.				
INT2	I	ST	Yes	External interrupt 2.				
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.				
RA7-RA10	I/O	ST	No	PORTA is a bidirectional I/O port.				
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.				
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.				
T1CK	I	ST	No	Timer1 external clock input.				
T2CK	I	ST	Yes	Timer2 external clock input.				
T3CK	I	ST	Yes	Timer3 external clock input.				
T4CK		ST	Yes	Timer4 external clock input.				
T5CK	-	ST	Yes	Timer5 external clock input.				
U1CTS		ST	Yes	UART1 clear to send.				
U1RTS	0	ST	Yes	UART1 ready to send.				
U1RX		51	Yes Yes	UART1 receive. UART1 transmit.				
U1TX			100					
U2CTS		ST	Yes	UART2 clear to send.				
U2RTS	0		Yes	UART2 ready to send.				
U2RX		ST	Yes	UART2 receive.				
U2TX	0	_	Yes	UART2 transmit.				
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.				
SDI1		ST	Yes	SPI1 data in.				
SDO1 SS1	0		Yes	SPI1 data out.				
	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.				
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.				
SDI2 SDO2		ST	Yes	SPI2 data in.				
<u>SS2</u>	0 I/O	ST	Yes Yes					
		S compatible rigger input						
31 = TTL		•• •		$DS = Output \qquad I = Input \\DS = Derinhered Din Select$				

TARIE 1-1-DINCUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

O = OutputPPS = Peripheral Pin Select

TABLE 1-1:	PINOU	I/O DES	CRIPTI	ONS (CONTINUED)
Pin Name	PinBufferPPSDeTypeTypePPSDe		PPS	Description
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
TMS	I	ST	No	JTAG Test mode select pin.
ТСК	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0	—	No	JTAG test data output pin.
C1RX	1	ST	Yes	ECAN1 bus receive pin.
C1TX	0	_	Yes	ECAN1 bus transmit pin.
RTCC	0	_	No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-		ANA		
C1IN+		ANA	No No	Comparator 1 Negative Input. Comparator 1 Positive Input.
C10UT	0	ANA	Yes	Comparator 1 Positive input.
	-			
C2IN-		ANA	No	Comparator 2 Negative Input.
C2IN+		ANA	No	Comparator 2 Positive Input.
C2OUT	0		Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and
	1/0			Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and
PMA2 -PMPA10	0		No	Output (Master modes).
PMBE	0		No	Parallel Master Port Address (Demultiplexed Master Modes). Parallel Master Port Byte Enable Strobe.
PMCS1	0		No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	1/0	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/
	1/0	112/01	NU	Data (Multiplexed Master modes).
PMRD	0		No	Parallel Master Port Read Strobe.
PMWR	ŏ		No	Parallel Master Port Write Strobe.
DAC1RN	0		No	DAC1 Right Channel Negative Output.
DACIRN DACIRP	0 0		No	DAC1 Right Channel Positive Output.
DAC1RM	0		No	DAC1 Right Channel Middle Point Value (typically 1.65V).
DAC1LN	0	_	No	DAC1 Left Channel Negative Output.
	0		No	DAC1 Left Channel Positive Output.
DAC1LM	0		No	DAC1 Left Channel Middle Point Value (typically 1.65V).
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.
CSDI	I	ST	Yes	Data Converter Interface serial data input pin
CSDO	0	_	Yes	Data Converter Interface serial data output pin.
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd	Р	Р	No	Positive supply for analog modules. This pin must be connected at al times.
Legend: CMOS	S = CMOS	S compatible	e innut o	
		rigger input		
	TTL inpu			PPS = Peripheral Pin Select
	. <u> </u>			

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р	_	No	CPU logic filter capacitor connection.
Vss	Р	_	No	Ground reference for logic and I/O pins.
Vref+	Ι	Analog	No	Analog voltage reference (high) input.
Vref-	I	Analog	No	Analog voltage reference (low) input.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304, the of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

- VREF+/VREF- pins used when external voltage reference for ADC module is implemented
- Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

2.2 Decoupling Capacitors


The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSs is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

^{© 2011} Microchip Technology Inc.





2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to **Section 30.0** "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 27.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2: $\underline{R1} \leq 470\Omega$ will limit any current flowing into \underline{MCLR} from the external capacitor C, in the event of \underline{MCLR} pin breakdown, due to Electrostatic Discharge (ESD) or <u>Electrical</u> Overstress (EOS). Ensure that the <u>MCLR</u> pin VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB ICD 3 or MPLAB REAL ICE[™].


For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB[®] ICD 2" (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.



SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to \leq 8 MHz for start-up with the PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pin.

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

3.1 Overview

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and

a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32GP302/ 304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is shown in Figure 3-2.

3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

3.3 DSP Engine Overview

The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


^{© 2011} Microchip Technology Inc.

3.4 Special MCU Features

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0). The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

FIGURE 3-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 CPU CORE BLOCK DIAGRAM



DS70292E-page 26




FIGURE 3-2: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 PROGRAMMER'S MODEL

© 2011 Microchip Technology Inc.

CPU Control Registers 3.5

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB ⁽⁴⁾	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	D O	DAM 0	DAM 0	DAM O	D/M/ 0
R/W-U**	IPL<2:0> ⁽²⁾	R/W-0(**	R-0 RA	R/W-0	R/W-0 OV	R/W-0 Z	R/W-0 C
bit 7	IFL<2.02		RA NA	IN	00	2	bit 0
Legend:							
C = Clear onl	y bit	R = Readable	e bit	U = Unimpler	nented bit, read	as '0'	
S = Set only I	oit	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	OA: Accumu	ulator A Overflov	v Status bit				
		lator A overflow					
	0 = Accumu	lator A has not o	overflowed				
bit 14	OB: Accumu	ulator B Overflow	v Status bit				
		lator B overflow lator B has not c					
bit 13	SA: Accumu	lator A Saturation	on 'Sticky' Sta	tus bit ⁽¹⁾			
		lator A is satura lator A is not sat		en saturated at	some time		
bit 12	SB: Accumu	lator B Saturatio	on 'Sticky' Sta	tus bit ⁽¹⁾			
		lator B is satura lator B is not sat		en saturated at	some time		
bit 11	OAB: OA	OB Combined A	ccumulator C	verflow Status	bit		
	1 = Accumul	lators A or B hav Accumulators A	ve overflowed				
bit 10	SAB: SA S	SB Combined A	ccumulator (S	tickv) Status bit	(4)		
	1 = Accumu	lators A or B are Accumulator A c	e saturated or	have been satu		time in the past	I
bit 9	DA: DO Loop	o Active bit					
	1 = DO loop						
	0 = DO loop	not in progress					
bit 8	DC: MCU AI	LU Half Carry/B	orrow bit				
		out from the 4th esult occurred	low-order bit (for byte-sized d	lata) or 8th low-	order bit (for wo	rd-sized data)
		y-out from the 4 the result occur		oit (for byte-size	ed data) or 8th	low-order bit (f	or word-sized
Note 1. Th	is hit can he re						
Note 1: Th	iis bit can be re	ad or cleared (n	ot set).				

SR: CPU STATUS REGISTER REGISTER 3-1:

3: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.

4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- Note 1: This bit can be read or cleared (not set).
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.
 - 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0					
—	_		US	EDT ⁽¹⁾		DL<2:0>						
oit 15							bi					
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0					
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF					
pit 7	0,110	0,11211	10001		100	Tute	b l					
_egend:		C = Clear onl	v hit									
-egenu. R = Readabl	la hit	W = Writable	-	-n = Value at		'1' = Bit is set						
0' = Bit is cle	eared	'x = Bit is unk	nown	U = Unimplen	nented bit, read	as '0'						
oit 15-13	Unimplemen	ted: Read as '	0'									
bit 12	-	tiply Unsigned		ol bit								
		ne multiplies a	-									
	0	ne multiplies a	0									
bit 11	-	D Loop Termina	-	_{it} (1)								
		•		current loop ite	eration							
bit 10-8		Loop Nesting	evel Status b	its								
	DL<2:0>: DO Loop Nesting Level Status bits 111 = 7 DO loops active											
	•											
	:											
	• 001 = 1 DO loop active											
	000 = 0 DO lo											
bit 7	SATA: ACCA	Saturation En	able bit									
	1 = Accumula	tor A saturatio	n enabled									
	0 = Accumula	ntor A saturatio	n disabled									
bit 6	SATB: ACCB	Saturation En	able bit									
	1 = Accumula	tor B saturatio	n enabled									
	0 = Accumula	tor B saturatio	n disabled									
bit 5	SATDW: Data	a Space Write	from DSP Eng	ine Saturation	Enable bit							
	1 = Data space write saturation enabled											
		ce write satura										
bit 4	ACCSAT: Acc	cumulator Satu	ration Mode S	Select bit								
		1 = 9.31 saturation (super saturation)										
		ration (normal										
bit 3		terrupt Priority										
		rupt priority lev										
		rupt priority lev										
bit 2		n Space Visibil		ace Enable bit								
	•	space visible ir	•									
	-	space not visib	-	ce								
bit 1		ng Mode Seleo										
	, i	onventional) ro	Ū.									
		(convergent)	-									
bit 0	-	Fractional Mul	-									
		ode enabled fo I mode enable										
	u = Fractiona											

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.6 Arithmetic Logic Unit (ALU)

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register</u>. The <u>C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.6.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.7 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:DSP INSTRUCTIONSSUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

^{© 2011} Microchip Technology Inc.




FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM

3.7.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

3.7.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.7.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to Section 7.0 "Interrupt Controller"). This allows the user application to take immediate action, for example, to correct the system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).

• Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the

saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.

 Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.7.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.7.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.7.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.7.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.7.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

^{© 2011} Microchip Technology Inc.

NOTES:

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32GP302/304,
	dsPIC33FJ64GPX02/X04, and
	dsPIC33FJ128GPX02/X04 families of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to "Section 4. Program
	Memory" (DS70203) of the "dsPIC33F/
	PIC24H Family Reference Manual", which
	is available from the Microchip website
	(www.microchip.com).


The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is shown in Figure 4-1.



-	domo Instruction	COTTO Instruction	
1	GOTO Instruction Reset Address	GOTO Instruction	GOTO Instruction 0x000000 Reset Address 0x000002
	Interrupt Vector Table	Interrupt Vector Table	0x000004
	Reserved	Reserved	0x0000FE
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x000100
			Alternate vector rable 0x0001FE
	User Program Flash Memory (11264 instructions)	User Program Flash Memory (22016 instructions)	0x000200 0x0057FE 0x005760
			User Program Flash Memory (44032 instructions) 0x00ABFE
	Unimplemented		0x00AC00
	(Read '0's)	Unimplemented	0x0157FE
		(Read '0's)	0x015800
			Unimplemented
			(Read '0's)
•			0.755555
\mathbf{T}	<u>├</u>	+	0x7FFFE 0x800000
T			
	Reserved	Reserved	Reserved
			0xF7FFE
	Device Configuration Registers	Device Configuration Registers	Device Configuration Registers 0xF80000 0xF80017
			Registers 0xF80017 0xF80018
	Reserved	Reserved	Reserved
	= = = .		0xFEFFFE
	DEVID (2)	DEVID (2)	DEVID (2) 0xFF0000 0xFF0002
¥.	Reserved	Reserved	Reserved

© 2011 Microchip Technology Inc.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.








FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJ128GP202/204 AND dsPIC33FJ64GP202/ 204 DEVICES WITH 8 KB RAM



^{© 2011} Microchip Technology Inc.





4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

^{© 2011} Microchip Technology Inc.

TABLE 4-1:	-	CPU CORE REGISTERS MAP	E REGIS	TERS N	٨P													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 E	Bit 0 F	All Resets
WREGO	0000							1	Working Register 0	jister 0								0000
WREG1	0002								Working Register 1	jister 1								0000
WREG2	0004							1	Working Register 2	jister 2								0000
WREG3	9000							_	Working Register 3	jister 3								0000
WREG4	8000							_	Working Register 4	jister 4								0000
WREG5	A000							_	Working Register 5	jister 5								0000
WREG6	000C								Working Register 6	jister 6								0000
WREG7	000E							_	Working Register 7	jister 7								0000
WREG8	0010							_	Working Register 8	jister 8								0000
WREG9	0012							_	Working Register 9	jister 9								0000
WREG10	0014							V	Working Register 10	ister 10								0000
WREG11	0016							^	Working Register 11	ister 11								0000
WREG12	0018							>	Working Register 12	ister 12								0000
WREG13	001A							>	Working Register 13	ister 13								0000
WREG14	001C							>	Working Register 14	ister 14								0000
WREG15	001E							>	Working Register 15	ister 15								0800
SPLIM	0020							Stacl	Stack Pointer Limit Register	nit Register								XXXX
ACCAL	0022								ACCAL									XXXX
ACCAH	0024								ACCAH	T								XXXX
ACCAU	0026				ACCA<39>	39>							ACCAU					XXXX
ACCBL	0028								ACCBL									XXXX
ACCBH	002A								ACCBH	Ŧ								XXXXX
ACCBU	002C				ACCB<39>	39>							ACCBU					XXXX
PCL	002E							Program	Counter Low	Program Counter Low Word Register	ster							XXXX
РСН	0030	I				I						Program C	Program Counter High Byte Register	Byte Regi	ster			0000
TBLPAG	0032	Ι	Ι		-	Ι		Ι	Ι			Table Page	Table Page Address Pointer Register	ointer Reg	ister			0000
PSVPAG	0034	Ι	Ι		—	Ι		Ι	Ι		Prograi	Program Memory Visibility Page Address Pointer Register	ibility Page	Address P	ointer Regist	er		0000
RCOUNT	0036							Repes	it Loop Cour	Repeat Loop Counter Register								XXXX
DCOUNT	0038								DCOUNT<15:0>	15:0>								XXXX
DOSTARTL	003A							DOST	DOSTARTL<15:1>	~							0	XXXX
DOSTARTH	003C	Ι	Ι		-	Ι		Ι		Ι	1		Δ	DOSTARTH<5:0>	H<5:0>			0 0 x x
DOENDL	003E							DOEI	DOENDL<15:1>								0	XXXX
DOENDH	0040	I	I											DOENDH	Н			0 0 xxx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	Ы		IPL<2:0>		RA	z	VO	Z	с	0000
CORCON	0044	I	I	I	US	EDT		DL<2:0>		SATA	SATB	DW	ACCSAT	IPL3	PSV	RND	Ч	0020
MODCON	0046	XMODEN	YMODEN	Ι	I		BWM<3:0>	<3:0>			YWM<3:0>	3:0>			XWM<3:0>	6		0000
Legend:	x = unknc	${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	Reset, = u	nimplement	ted, read a	s '0'. Reset	values are	shown in h	exadecimal									

DS70292E-page 44

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 14 Bit 13 Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 11 Bit 10 Bit 9 Bit 8	Bit 7 Bit 6	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	All Resets
XMODSRT	0048							×	XS<15:1>								0	XXXX
XMODEND	004A							IX	XE<15:1>								Т	XXXX
YMODSRT	004C							X	YS<15:1>								0	XXXX
YMODEND	004E							۲۱	YE<15:1>								Т	XXXX
XBREV	0050	BREN								XB<14:0>								XXXX
DISICNT	0052	Ι	Ι						Disable	<pre>> Interrupts</pre>	Disable Interrupts Counter Register	gister						XXXX
Legend:	x = unkno	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	Reset, — = u	nimplement	ted, read as	s '0'. Reset	t values are	shown in h	"0'. Reset values are shown in hexadecimal.									

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

2	All Resets	0000	0000	0000	0000	
TER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	Bit 0	CNOIE	CN16IE	CN7PUE CN6PUE CN3PUE CN3PUE CN2PUE CN1PUE CN0PUE	CN16PUE	
PIC33F,	Bit 1	CN1IE		CN1PUE		
AND ds	Bit 2	CN2IE		CN2PUE		
202/802	Bit 3	CN3IE		CN3PUE	l	
FJ64GP	Bit 4	CN4IE	I	CN4PUE	I	
sPIC33	Bit 5	CN5IE	CN21IE	CN5PUE	CN24PUE CN23PUE CN22PUE CN21PUE	
2/802, d	Bit 6	CN6IE	CN24IE CN23IE CN22IE	CN6PUE	CN22PUE	
28GP20	Bit 7	CN7IE	CN23IE	CN7PUE	CN23PUE	imal.
C33FJ1	Bit 8	I	CN24IE	I	CN24PUE	in hexaded
OR dsPI	Bit 9	I	I	I	I	\mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal
RAP F	Bit 10	I	I	I	I	Reset value
EGISTEF	Bit 11	CN111E	CN27IE	CN11PUE	CN27PUE	read as '0'.
TION RE	Bit 12	CN12IE CN11	-	CN12PUE	-	nplemented,
TABLE 4-2: CHANGE NOTIFICATION REGIS	Bit 13	CNEN1 0060 CN15IE CN14IE CN13IE	CN29IE	CNPU1 0068 CN15PUE CN14PUE CN13PUE CN12PUE CN11PUE	CN30PUE CN29PUE	et, — = unin
NGE N	Bit 14	CN14IE	CN30IE CN29IE	CN14PUE	CN30PUE	alue on Res
CHA	Bit 15	CN15IE	I	CN15PUE	I	: unknown v
: 4-2:	SFR Addr	0900	0062	0068	006A	
TABLE	SFR SFR Name Addr	CNEN1	CNEN2 0062	CNPU1	CNPU2 006A	Legend:

I		T	
6	All Resets	0000	0000
J32GP3(Bit 0	CNOIE	CN16IE
PIC33F,	Bit 1	CN1IE	CN17IE
AND ds	Bit 2	CN2IE	CN18IE
204/804	Bit 3	CN3IE	CN19IE
=J64GP;	Bit 4	CN4IE	CN20IE
IsPIC33	Bit 5 Bit 4	CN5IE	CN21IE
ER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	Bit 6	CN7IE CN6IE CN5IE CN4IE CN3IE CN2IE CN1IE CN0IE	CN26IE CN25IE CN25IE CN23IE CN22IE CN21IE CN20IE CN19IE CN18IE CN17IE CN16IE 0000
28GP20	Bit 7	CN7IE	CN23IE
IC33FJ1	Bit 8	CN8IE	CN24IE
OR dsP	Bit 9	CN9IE	CN25IE
RAP F	Bit 10	CN10IE CN9IE	CN26IE
EGISTEI	Bit 11	CN11IE	CN27IE
TION R	Bit 12	CN12IE	CN30IE CN29IE CN28IE CN27IE
OTIFICA	Bit 13	CN13IE	CN29IE
CHANGE NOTIFICATION REGIST	Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	CNEN1 0060 CN15IE CN14IE CN13IE CN12IE CN11IE	CN30IE
		CN15IE	-
: 4-3:	SFR SFR Vame Addr	0900	0062
TABLE 4-3:	SFR Name	CNEN1	CNEN2 0062

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. x = unknown value on Reset, **CNPU2** Legend:

CN29PUE CN28PUE CN27PUE

CN30PUE

T

006A

CN15PUE

0068

CNPU1

CN14PUE CN13PUE CN12PUE CN11PUE CN10PUE

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

0000 0000

CN16PUE CN0PUE

CN17PUE **CN1PUE**

CN2PUE CN18PUE

CN3PUE CN19PUE

CN4PUE **CN20PUE**

CN21PUE **CN5PUE**

CN22PUE CN6PUE

CN23PUE CN7PUE

CN24PUE **CN8PUE**

CN25PUE CN9PUE

CN26PUE

DS70292E-page 46

TABLE 4-4:	4-4:	INTER	INTERRUPT CONTROLLER REG	ONTRO	LLER RI		STER MAP											
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIVOERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
INTCON2	0082	ALTIVT	DISI	Ι	Ι	Ι		Ι		Ι		Ι	Ι	Ι	INT2EP	INT1EP	INTOEP	0000
IFS0	0084	Ι	DMA1IF	AD11F	U1TXIF	U1RXIF	SPI11F	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	74IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	Ι	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088		DMA4IF	PMPIF	Ι	Ι		Ι		Ι	Ι	Ι	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SP12IF	SPI2EIF	0000
IFS3	008A		RTCIF	DMA5IF	DCIIF	DCIEIF		Ι		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
IFS4	008C	DAC1LIF ⁽²⁾	D		Ι	Ι			Ι	Ι	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	UZEIF	U1EIF	I	0000
IEC0	0094		DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI11E	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T11E	OC1IE	IC1IE	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	8600		DMA4IE	PMPIE	Ι	Ι			Ι	Ι	Ι		DMA3IE	C11E ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	A000		RTCIE	DMA5IE	DCIIE	DCIEIE			Ι	Ι	Ι	I	I	I	Ι		I	0000
IEC4	009C	DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾		I	Ι				Ι	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	I	0000
IPC0	00A4			T1IP<2:0>		Ι	0	0C1IP<2:0>		Ι		IC11P<2:0>		I	Z	INT0IP<2:0>		4444
IPC1	00A6			T2IP<2:0>		Ι	0	OC2IP<2:0>		Ι		IC2IP<2:0>		I	DN	DMA0IP<2:0>		4444
IPC2	00A8	Ι		U1RXIP<2:0>		Ι	S	SP111P<2:0>		I		SPI1EIP<2:0>		I	Г	T3IP<2:0>		4444
IPC3	00AA	Ι	Ι		Ι	Ι	D	DMA1IP<2:0>	٨	Ι		AD1IP<2:0>		I	IJ	U1TXIP<2:0>		0444
IPC4	00AC	Ι)	CNIP<2:0>		Ι)	CMIP<2:0>		Ι	V	MI2C1IP<2:0>		Ι	SIS	SI2C1IP<2:0>		4444
IPC5	00AE	Ι	_	IC8IP<2:0>		Ι	-	IC7IP<2:0>				Ι			N	INT1IP<2:0>		4404
IPC6	00B0			T4IP<2:0>		Ι	0	OC4IP<2:0>		Ι		OC3IP<2:0>		I	DN	DMA2IP<2:0>		4444
IPC7	00B2		n	U2TXIP<2:0>		Ι	U.	U2RXIP<2:0>	^	Ι		INT2IP<2:0>		Ι	Т	T5IP<2:0>		4444
IPC8	00B4		C	C1IP<2:0> ⁽¹⁾		Ι	C1	C1RXIP<2:0> ⁽¹⁾	(1)	Ι		SP12IP<2:0>		Ι	SP	SPI2EIP<2:0>		4444
IPC9	00B6		Ι	Ι	Ι	Ι		Ι		Ι	Ι	Ι	Ι	Ι	DN	DMA3IP<2:0>		0004
IPC11	00BA		Ι	Ι	Ι	Ι	D	DMA4IP<2:0>	^	Ι		PMPIP<2:0>		Ι	Ι	Ι	Ι	0440
IPC14	0000		D	DCIEIP<2:0>		Ι		Ι		Ι	Ι	Ι	I	I	Ι		Ι	4000
IPC15	00C2		Ι			Ι	Ľ	RTCIP<2:0>]	DMA5IP<2:0>			D	DCIIP<2:0>		0444
IPC16	00C4		C	CRCIP<2:0>		Ι	L	U2EIP<2:0>		Ι		U1EIP<2:0>		I	Ι		Ι	4440
IPC17	00C6	Ι				Ι	C1	C1TXIP<2:0> ⁽¹⁾	(1)]	DMA7IP<2:0>			DN	DMA6IP<2:0>		0444
IPC19	00CA		DA	DAC1LIP<2:0> ⁽²⁾	(2)	I	DA(DAC1RIP<2:0> ⁽²⁾	×(2)	I	Ι	I	I	I	I	I	I	4400
INTTREG	00E0	I	Ι	I			ILR<3:0>>	:0>>		I			VEC	VECNUM<6:0>				4444
Legend:	ן = x	inknown valu	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	– = unimple	mented, rea		et values a	0'. Reset values are shown in hexadecimal.	n hexadec	simal.								

© 2011 Microchip Technology Inc.

DS70292E-page 47

Interrupts disabled on devices without ECANTM modules. Interrupts disabled on devices without Audio DAC modules.

÷ ä

Note

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

TABLE 4-5:	4-5:	TIMEF	REGIS	TIMER REGISTER MAP	AP													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Timer1 Register								0000
PR1	0102								Period F	Period Register 1								FFFF
T1CON	0104	TON	Ι	TSIDL					Ι	Ι	TGATE	TCKPS<1:0>	<1:0>		TSYNC	TCS	Ι	0000
TMR2	0106								Timer2	Timer2 Register								0000
TMR3HLD	0108						TIn	Timer3 Holding Register (for 32-bit timer operations only)	Register (for	32-bit timer	operations o	nly)						XXXX
TMR3	010A								Timer3	Timer3 Register								0000
PR2	010C								Period F	Period Register 2								FFFF
PR3	010E								Period F	Period Register 3								FFFF
T2CON	0110	TON	Ι	TSIDL	Ι	Ι	Ι	-	Ι	Ι	TGATE	TCKPS<1:0>	<1:0>	T32	—	TCS	Ι	0000
T3CON	0112	TON	Ι	TSIDL	Ι	Ι	Ι	Ι	Ι	Ι	TGATE	TCKPS<1:0>	<1:0>	Ι	-	TCS	Ι	0000
TMR4	0114								Timer4	Timer4 Register								0000
TMR5HLD	0116						Tin	Timer5 Holding Register (for 32-bit timer operations only)	Register (for	32-bit timer	operations o	nly)						XXXX
TMR5	0118								Timer5	Timer5 Register								0000
PR4	011A								Period F	Period Register 4								FFFF
PR5	011C								Period F	Period Register 5								FFF
T4CON	011E	TON	Ι	TSIDL	Ι	Ι	Ι	-	Ι	Ι	TGATE	TCKPS<1:0>	<1:0>	T32	—	TCS	Ι	0000
T5CON	0120	TON	Ι	TSIDL	Ι	Ι	Ι	Ι	Ι	Ι	TGATE	TCKPS<1:0>	<1:0>	Ι	-	TCS	Ι	0000
Legend:	un = x	known valu	$\mathbf{x} = unknown \ value \ on \ Reset,$		= unimplemented, read as		0'. Reset values are shown in hexadecimal.	s are shown	in hexadec	imal.								
TABLE 4-6:	4-6:	INPUJ	^C CAPTI	URE RE	INPUT CAPTURE REGISTER MA	RAP												
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140								Input 1 Cap	Input 1 Capture Register								XXXX
IC1CON	0142		I	ICSIDL		I			I	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000
IC2BUF	0144								Input 2 Cap	Input 2 Capture Register								XXXX
IC2CON	0146	Ι		ICSIDL	I	1	I	1	I	ICTMR	ICI<1:0>	<0:	ICOV	ICBNE		ICM<2:0>		0000

DS70292E-page 48

Downloaded from Arrow.com.

© 2011 Microchip Technology Inc.

0000

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

ICTMR

I

1

I

I

I

ICSIDL

I

I

x = unknown value on Reset,

ICSIDL

015A 015C 015E

0158

--- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

XXXX

0000 XXXX

ICM<2:0>

ICBNE

ICOV

ICI<1:0>

Input 7 Capture Register

Input 8Capture Register ICTMR

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

	All Resets	XXXX	XXXX	0000		Γ	All Resets	0000	00FF	0000	1000	0000	0000	0000		All Resets	0000	0110	XXXX	0000										
																_	0	0	0			0	0					×	0	'
	Bit 0			~0			6			6			6		_	Bit 0				SEN	TBF				Bit 0	STSEL	K URXDA			
	Bit 1			OCM<2:0>			OCM<2:0>			OCM<2:0>			OCM<2:0>			Bit 1				RSEN	RBF				Bit 1	PDSEL<1:0>	OERR			
	Bit 2															Bit 2				PEN	$R_{-}W$				Bit 2	PDSE	FERR			
	Bit 3			OCTSEL			OCTSEL			OCTSEL			OCTSEL			Bit 3	Register	Register	Register	RCEN	S				Bit 3	BRGH	PERR	iit Register	ed Register	
	Bit 4			OCFLT (Bit 4	Receive Register	Transmit Register	Baud Rate Generator Register	ACKEN	Ρ	Register	sk Register		Bit 4	URXINV	RIDLE	UART Transmit Register	UART Received Register										
	Bit 5			-			1						1			Bit 5			Baud Rate	ACKDT	$D_{-}A$	Address Register	Address Mask Register		Bit 5	ABAUD	ADDEN	'n	۹U	
	Bit 6	egister	L.		egister	-		egister	L.		egister	-				Bit 6				STREN	12COV		1		Bit 6	LPBACK	<1:0>			
	Bit 7 E	Output Compare 1 Secondary Register	Output Compare 1 Register		Output Compare 2 Secondary Register	Output Compare 2 Register		Output Compare 3 Secondary Register	Output Compare 3 Register		Output Compare 4 Secondary Register	Output Compare 4 Register		ıal.		Bit 7				GCEN	INCOL			ıal.	Bit 7	WAKE	URXISEL<1:0>			
	Bit 8 E	Compare 1 S	utput Compa		Compare 2 S	utput Compa		Compare 3 S	utput Compa		Compare 4 S	utput Compa		hexadecim		Bit 8	I	I		SMEN	ADD10			hexadecim	Bit 8	UENO	TRMT	UTX8	URX8	
	Bit 9 B	Output (õ	-	Output (õ		Output (õ		Output (õ		e shown in		Bit 9	I	I	I	DISSLW	GCSTAT			e shown in	Bit 9	UEN1	UTXBF	1	I	Ċ
	Bit 10 B													et values ai		Bit 10	1	I	I	A10M	BCL			et values ar	Bit 10	1	UTXEN			
MAP	Bit 11 B													as '0'. Rese		Bit 11	1	1	1	IPMIEN				as '0'. Rese	Bit 11	RTSMD	UTXBRK		I	
SISTER	Bit 12 B													nted, read		Bit 12	1	1	1	SCLREL				nted, read	Bit 12	IREN	1		1	
RE REG	Bit 13 E			OCSIDL			OCSIDL			OCSIDL			OCSIDL	= unimplemented, read as '0'. Reset values are shown in hexadecimal.		Bit 13	1	1	1	I2CSIDL 8				= unimplemented, read as '0'. Reset values are shown in hexadecimal. ER MAP	Bit 13	NSIDL	UTXISEL0		I	
COMPA	Bit 14													Reset, — =		Bit 14	1				TRSTAT			Reset, — = EGISTE	Bit 14		UTXINV U			
OUTPUT COMPARE REGISTER M	Bit 15												I	x = unknown value on Reset, — = unimpl o. IDC1 DECISTED MAD		Bit 15	1			I2CEN	ACKSTAT			<pre>x = unknown value on Reset, — = unimplem 0: UART1 REGISTER MAP</pre>	Bit 15	UARTEN	UTXISEL1 (
	SFR Addr	0180	0182	0184	0186	0188	018A	018C	018E	0190	0192	0194	0196	: unkn		SFR Addr	0200	0202	0204	0206 1	0208 AC	020A	020C	unkn	F.	0220 U	0222 U ⁻	0224	0226	0000
TABLE 4-7:	SFR Name	OC1RS	OC1R	OC1CON	OC2RS	OC2R	OC2CON	OC3RS	OC3R	OC3CON	OC4RS	OC4R	OC4CON	Legend: x = TADIE 4 0.	Ĭ	SFR Name	I2C1RCV (I2C1TRN (I2C1BRG (I2C1CON (I2C1STAT 0	I2C1ADD 0	I2C1MSK 0	Legend: ×= TABLE 4-9:	e	U1MODE (U1STA (U1TXREG (U1RXREG (

© 2011 Microchip Technology Inc.

DS70292E-page 49

Legend:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10:		UART2 REGISTER MAP	REGISTE	ER MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	1	USIDL	IREN	RTSMD	1	UEN1	UENO	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
UZSTA	0232	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
UZTXREG	0234	Ι	I	Ι		Ι			UTX8			Ν	UART Transmit Register	nit Register				XXXX
U2RXREG	0236	-	Ι	Ι	Ι	Ι	1		URX8			'n	UART Receive Register	/e Register				0000
U2BRG	0238							Baud	Rate Gene	Baud Rate Generator Prescaler	ller							0000
Legend:	x = unkn	${f x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ר Reset, — -	= unimpleme	snted, read	l as '0'. Res	et values a	re shown i	n hexadeci	mal.								
TABLE 4-11 :		SPI1 REGISTER MAP	GISTER	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	Ι	SPISIDL	Ι	Ι		Ι		Ι	SPIROV	Ι	Ι	Ι	Ι	SPITBF	SPIRBF	0000
SPI1CON1	0242	Ι	Ι	I	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	_	PPRE	PPRE<1:0>	0000
SP11CON2	0244	FRMEN	SPIFSD	FRMPOL	Ι	Ι		Ι		Ι	Ι	Ι	Ι	Ι	Ι	FRMDLY		0000
SPI1BUF	0248							SPI1 Trar	Ismit and R	SPI1 Transmit and Receive Buffer Register	r Register							0000
Legend:	x = unkn	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	n Reset, — :	= unimpleme	ənted, read	l as '0'. Res	et values a	re shown i	n hexadeci	mal.								
TABLE 4-12:		SPI2 REGISTER MAP	GISTER	MAP														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	I	SPISIDL	Ι						SPIROV			Ι	I	SPITBF	SPIRBF	0000
SPI2CON1	0262	Ι	I	I	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN		SPRE<2:0>		PPRE	PPRE<1:0>	0000

0000

I

FRMDLY

I

I

I

I

I

L

I

I

I

I

L

FRMPOL

SPIFSD

FRMEN

0264 0268

SPI2CON2 SPI2BUF Legend:

SPI2 Transmit and Receive Buffer Register

 \mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Downloaded from Arrow.com.

TABLE 4-13:		ADC1 R	EGIST	FER M	ADC1 REGISTER MAP FOR dsPI	sPIC33	FJ64GP	202/80	2, dsPIC	33FJ12	8GP202	/802 AN	ID dsPI(C33FJ64GP202/802, dsPIC33FJ128GP202/802 AND dsPIC33FJ32GP302	GP302			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL	ADDMABM	Ι	AD12B	FORN	FORM<1:0>		SSRC<2:0>		Ι	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	~	VCFG<2:0>	4	I	I	CSCNA	CHPS	CHPS<1:0>	BUFS	I		SMP	SMPI<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι	I		S	SAMC<4:0>						ADCS	ADCS<7:0>				0000
AD1CHS123	0326	I	I	I	I	I	CH123NB<1:0>	B<1:0>	CH123SB	Ι	I	I	Ι	Ι	CH123h	CH123NA<1:0>	CH123SA	0000
AD1CHS0	0328	CHONB	Ι	I		0	CH0SB<4:0>			CHONA	I	Ι			CH0SA<4:0>	۸		0000
AD1PCFGL	032C	Ι	Ι	Ι	PCFG12	PCFG11	PCFG10	PCFG9	Ι	Ι	Ι	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι	I	CSS12	CSS11	CSS10	CSS9	Ι	Ι	Ι	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332				I	Ι			I	Ι			I	Ι		DMABL<2:0>	~	0000
TABLE 4-14:		ADC1 R	EGIST	TER M4	ADC1 REGISTER MAP FOR dsPI		⊏J64GP	204/80	4, dsPIC	33FJ12	8GP204	/804 AN	ID dsPI(C33FJ64GP204/804, dsPlC33FJ128GP204/804 AND dsPlC33FJ32GP304	GP304			
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dai	ADC Data Buffer 0								XXXX
AD1CON1	0320	ADON		ADSIDL	ADDMABM		AD12B	FORM<1:0>	l<1:0>		SSRC<2:0>		Ι	SIMSAM	MASA	AMAS	DONE	0000
AD1CON2	0322	>	VCFG<2:0>	~	Ι		CSCNA	CHPS<1:0>	<1:0>	BUFS			SMPI<3:0>	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	Ι			S	SAMC<4:0>						ADCS<7:0>	<7:0>				0000
AD1CHS123	0326		Ι	—	Ι		CH123NB<1:0>		CH123SB			Ι	Ι	Ι	CH123NA<1:0>		CH123SA	0000
AD1CHS0	0328	CHONB	Ι			CF	CH0SB<4:0>			CHONA		Ι		CI	CH0SA<4:0>			0000
AD1PCFGL	032C	Ι	Ι		PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	Ι	Ι		CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	Ι										Ι				DMABL<2:0>	_	0000
Legend:	x = unkn	own value	on Reset,	— = unim	${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	ad as '0'. F	eset value:	s are showi	n in hexadec	cimal.								
							00011											
IABLE 4-15:		DACI N	בפוטו	LK R	DACT REGISTER MAP FOR dSPI		סאצורי	P802/8/	C33FJ128GP802/804 AND dSPIC33FJ64GP802/804	dsrics.	31-0040	P802/80	4					ſ

© 2011 Microchip Technology Inc.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

All Resets

Bit 0

Bit 1

Bit 2

Bit 4

Bit 5

Bit 6

Bit 7

Bit 9

Bit 10

Bit 1

Bit 13

Bit 14

Bit 15

SFR Addr

> SFR Name DAC1CON DAC1STAT DAC1STAT DAC11CFT DAC11CDAT

Bit 12 AMPON

DACSIDL

DACEN

03F0

03F2 03F4

0000

0000

REMPTY

RFULL

RITYPE

RMVOEN

T

EMPTY ROEN DAC1DFLT<15:0>

Bit 8 FORM LEMPTY

LFULL

LITYPE

DAC1RDAT<15:0> DAC1LDAT<15:0>

Bit 3 DACFDIV<6:0>

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70292E-page 5	1
-----------------	---

03F6 03F8

Downloaded from Arrow.com.

TABLE 4-16:	-16:	DMA F	EGIST	DMA REGISTER MAP	٩.													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW			1	I	I	AMODE<1:0>	<1:0>			MODE<1:0>	(1:0>	0000
DMAOREQ	0382	FORCE				1	Ι		Ι	Ι			R	IRQSEL<6:0>				0000
DMA0STA	0384								S	STA<15:0>								0000
DMA0STB	0386								เร	STB<15:0>								0000
DMA0PAD	0388								Ρ	PAD<15:0>								0000
DMA0CNT	038A	Ι		Ι	Ι	Ι	Ι					CNT<9:0>	-0:6					0000
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	Ι	I	Ι	Ι	Ι	AMODE<1:0>	<1:0>	Ι	I	MODE<1:0>	:1:0>	0000
DMA1REQ	038E	FORCE				1	Ι		Ι	Ι			R	IRQSEL<6:0>				0000
DMA1STA	0390								S	STA<15:0>								0000
DMA1STB	0392								S	STB<15:0>								0000
DMA1PAD	0394								ΡA	PAD<15:0>								0000
DMA1CNT	0396	I		Ι			I					CNT<9:0>	9:0>					0000
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	I	I	I	I	I	AMODE<1:0>	<1:0>	I	I	MODE<1:0>	:1:0>	0000
DMA2REQ	039A	FORCE				1	I	1	I	Ι			R	IRQSEL<6:0>				0000
DMA2STA	039C								S	STA<15:0>								0000
DMA2STB	039E								S	STB<15:0>								0000
DMA2PAD	03A0								ΡA	PAD<15:0>								0000
DMA2CNT	03A2	I		Ι	Ι		I					CNT<9:0>	9:0>					0000
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW		I	I	Ι		AMODE<1:0>	<1:0>	Ι	Ι	MODE<1:0>	:1:0>	0000
DMA3REQ	03A6	FORCE		Ι	Ι	Ι		Ι					ΙF	IRQSEL<6:0>				0000
DMA3STA	03A8								S	STA<15:0>								0000
DMA3STB	03AA								SI	STB<15:0>								0000
DMA3PAD	03AC								Ρ4	PAD<15:0>								0000
DMA3CNT	03AE	Ι	Ι	Ι	Ι	Ι	Ι					CNT<9:0>	-0:6					0000
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	Ι	I	Ι	Ι	Ι	AMODE<1:0>	<1:0>	Ι	I	MODE<1:0>	:1:0>	0000
DMA4REQ	03B2	FORCE	Ι	Ι	Ι	Ι	Ι	Ι		Ι			ΙF	IRQSEL<6:0>				0000
DMA4STA	03B4								S	STA<15:0>								0000
DMA4STB	03B6								SI	STB<15:0>								0000
DMA4PAD	03B8								Ρ¢	PAD<15:0>								0000
DMA4CNT	03BA											CNT<9:0>	9:0>					0000
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	Ι	I	I	Ι	I	AMODE<1:0>		Ι	I	MODE<1:0>	:1:0>	0000
	03BE	FORCE		Ι	Ι	Ι	Ι	Ι					Я	RQSEL<6:0>				0000
DMA5STA	03C0								S'	STA<15:0>								0000
DMA5STB	03C2								S ¹	STB<15:0>								0000
Legend:	iun =	implemente	∋d, read as	s '0'. Reset	— = unimplemented, read as '0'. Reset values are shown in		hexadecimal.											

DS70292E-page 52

IADLE 4-10.					UNA REGISTER MAL (CONTINUED)													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								Ρ	PAD<15:0>								0000
DMA5CNT	03C6	I	I	I	I	I	I					CNT₅	CNT<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	I		I	Ι	-	AMODE<1:0>	:<1:0>	Ι	Ι	WODE<1:0>	:1:0>	0000
DMA6REQ	03CA	FORCE	Ι	-		Ι	I		I	Ι			4	IRQSEL<6:0>				0000
DMA6STA	03CC								Ś	STA<15:0>								0000
DMA6STB	03CE								Ś	STB<15:0>								0000
DMA6PAD	03D0								λ	PAD<15:0>								0000
DMA6CNT	03D2		Ι	-		Ι	Ι					CNT₅	CNT<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	I		I	Ι	-	AMODE<1:0>	:<1:0>	Ι	Ι	WODE<1:0>	:1:0>	0000
DMA7REQ	03D6	FORCE	Ι	-		Ι	Ι		I	Ι			4	RQSEL<6:0>				0000
DMA7STA	03D8								S	STA<15:0>								0000
DMA7STB	03DA								S	STB<15:0>								0000
DMA7PAD	03DC								P/	PAD<15:0>								0000
DMA7CNT	03DE	Ι	Ι		Ι	Ι	Ι					CNT∢	CNT<9:0>					0000
DMACS0	03E0	PWCOL7		PWCOL6 PWCOL5	PWCOL4	PWCOL3		PWCOL2 PWCOL1 PWCOL0	PWCOL0	XWCOL7	XWCOL6	XWCOL5 XWCOL4	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	Ι	Ι		Ι		LSTCH<3:0>	l<3:0>		PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0	0000
DSADR	03E4								DS/	DSADR<15:0>								0000
Legend:	un = —	nimplement	ed, read as	; '0'. Reset	= unimplemented, read as '0'. Reset values are shown in		hexadecimal.											

© 2011 Microchip Technology Inc.

TABLE 4-17:		ECAN1 REGISTER MAP WHEN C	REGIST	ER MA	P WHEN	-	CTRL1.WIN = 0 OR 1			(FUR aspicsspjizgepøuz/øu4 and aspicsspjø4epøuz/øu4)	071010	GP80Z						
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400			CSIDL	ABAT			REQOP<2:0>	6	ОР	OPMODE<2:0>	~	I	CANCAP			NIM	0480
C1CTRL2	0402	Ι	1	1	Ι			1	Ι	Ι					DNCNT<4:0>	4		0000
C1VEC	0404	Ι	Ι	Ι			FILHIT<4:0>	4		Ι				ICODE<6:0>	^			0000
C1FCTRL	0406		DMABS<2:0>	<0											FSA<4:0>			0000
C1FIFO	0408	I	Ι			FBF	FBP<5:0>			Ι	1			FNRE	FNRB<5:0>			0000
C1INTF	040A	Ι	1	TXBO	TXBP	RXBP	TXWAR	R RXWAR	EWARN	IVRIF	WAKIF	ERRIF	I	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	Ι	1	1	Ι			Ι	Ι	IVRIE	WAKIE	ERRIE	1	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRC	TERRCNT<7:0>							RERRCNT<7:0>	√T <7:0>				0000
C1CFG1	0410	I	Ι	1	Ι				Ι	SJW<1:0>	:1:0>			BRP	BRP<5:0>			0000
C1CFG2	0412	I	WAKFIL	1	Ι			SEG2PH<2:0>	<0	SEG2PHTS	SAM		SEG1PH<2:0>	2:0>	-	PRSEG<2:0>	Ā	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	ELTEN11	I FLTEN10	0 FLTEN9	FLTEN8	FLTEN7	FLTEN6		FLTEN5 FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTENO	FFFF
C1FMSKSEL1	1 0418		F7MSK<1:0>	F6M	F6MSK<1:0>	F5M:	F5MSK<1:0>	F4M5	F4MSK<1:0>	F3MSK<1:0>	<1:0>	F2M5	F2MSK<1:0>	F1MS	F1MSK<1:0>	FOMSH	FOMSK<1:0>	0000
C1FMSKSEL2	2 041A		F15MSK<1:0>	F14M	F14MSK<1:0>	F13N	F13MSK<1:0>	F12M:	F12MSK<1:0>	F11MSK<1:0>	<<1:0>	F10M.	F10MSK<1:0>	F9MS	F9MSK<1:0>	F8MSF	F8MSK<1:0>	0000
Legend:	— = unin	= unimplemented, read as '0'. Reset values are shown in	read as '0'	. Reset val	ues are sho		hexadecimal.											
TABLE 4-18:		ECAN1 REGISTER MAP WHEN C	REGIST	ER MA	P WHEN	~	CTRL1.WIN	0	OR dsP	(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804)	8GP80	2/804 A	ND dsF	IC33FJ	64GP80)2/804)		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII
																		Kesets
	0400- 041E							See	definition	See definition when WIN = x	y.							
C1RXFUL1	0420 F	RXFUL15 F	RXFUL14 RXFUL13	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7 R	RXFUL6 F	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422 F	RXFUL31 F	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23 R	RXFUL22 R	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428 F	RXOVF15 R	RXOVF14 F	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7 R	RXOVF6 F	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A F	RXOVF31 RXOVF30 RXOVF29 RXOVF28 RXOVF27	XOVF30	RXOVF29	RXOVF28		RXOVF26	RXOVF25 RXOVF24	_	RXOVF23 R)	RXOVF22 R	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON 0430		TXEN1	TXABT1 ⁻	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PRI<1:0>	<1:0>	TXEN0 T	TXABT0 T	TXLARB0	TXERR0	TXREQ0	RTRENO	TX0PR	TX0PRI<1:0>	0000
C1TR23CON 0432		TXEN3	TXABT3 ⁻	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PRI<1:0>	<1:0>	TXEN2 T	TXABT2 T	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PR	TX2PRI<1:0>	0000
C1TR45CON	0434		TXABT5 ⁻	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PRI<1:0>	<1:0>	TXEN4 T	TXABT4 T	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PRI<1:0>	1<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PRI<1:0>	<1:0>	TXEN6 T	TXABT6 T	TXLARB6	TXERR6	TXREQ6	RTREN6	TX6PR	TX6PRI<1:0>	0000
C1RXD	0440								Received Data Word	ata Word								XXXX
C1TXD	0442								Transmit Data Word	ata Word								XXXX

DS70292E-page 54

Legend:

 \mathbf{x} = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Image: black But i	Addr Bit 15 Bit 15 Bit 14 Bit 15 Bit 15 <th>TABLE 4-19:</th> <th>: ECAN1 REGISTER MAP WHEN C1</th> <th>5 U U U</th> <th></th> <th>•</th> <th></th> <th>Ĩ</th>	TABLE 4-19:	: ECAN1 REGISTER MAP WHEN C1	5 U U U													•		Ĩ						
Qi00 Figh-Gub Figh-Gub <t< th=""><th>00000 F18PC-3(D) F18PC-3(D)<!--</th--><th>File Name</th><th></th><th></th><th></th><th></th><th>Bit 11</th><th>Bit 10</th><th>Bit 9</th><th>Bit 8</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>All Resets</th></th></t<>	00000 F18PC-3(D) F18PC-3(D) </th <th>File Name</th> <th></th> <th></th> <th></th> <th></th> <th>Bit 11</th> <th>Bit 10</th> <th>Bit 9</th> <th>Bit 8</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>All Resets</th>	File Name					Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets						
Q000 F19PF-30.b. F19PF-30.b. F19PF-30.b. F19PF-30.b. Q102 F19PF-30.b. F19PF-30.b. F19PF-30.b. F19PF-30.b. Q103 F19PF-30.b. F19PF-30.b. F19PF-30.b. F19PF-30.b. Q104 F19PF-30.b. F19PF-30.b. F19PF-30.b. F19PF-30.b. Q104 E01-55.b. E01-55.b. E01-55.b. E01-55.b. Q104 E01-55.b. E01-55.b. E01-55.b. E01-75.b. Q104 E01-55.b. E01-55.b. E01-75.b. E01-75.b. Q104 E01-55.b. E01-75.b. E01-75.b. E01-75.b. Q104 E01-55.b. E01-75.b. E01-75.b. E01-75.b. Q104 E01-55.b. E01-7	0420 E3BP-3.0 F1BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F12D-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F13BP-3.0 F12D-3.0 F13BP-3.0 F12D-3.0 F12D-3.0 F12D-3.0 F10D-3.0 F		0400- 041E						0	See definiti	on when M	/IN = x													
Q12 TFRP-G10 F60F-G10 F60F-G10 <th< th=""><th>0422 FTBP-3.0 FBBP-3.0 FBD-3.0 FBD-3.0<!--</th--><th>C1BUFPNT1</th><th>0420</th><th></th><th>F3BP<3:0></th><th></th><th></th><th>F2BP</th><th><3:0></th><th></th><th></th><th>F1BP.</th><th><3:0></th><th></th><th></th><th>F0BP.</th><th><3:0></th><th></th><th>0000</th></th></th<>	0422 FTBP-3.0 FBBP-3.0 FBD-3.0 FBD-3.0 </th <th>C1BUFPNT1</th> <th>0420</th> <th></th> <th>F3BP<3:0></th> <th></th> <th></th> <th>F2BP</th> <th><3:0></th> <th></th> <th></th> <th>F1BP.</th> <th><3:0></th> <th></th> <th></th> <th>F0BP.</th> <th><3:0></th> <th></th> <th>0000</th>	C1BUFPNT1	0420		F3BP<3:0>			F2BP	<3:0>			F1BP.	<3:0>			F0BP.	<3:0>		0000						
Q104 F1BP4-30. F10BP4-30. F10BP4-30. <th>D024 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F13Br-30.0 F10Br-30.0 F10Br-30.0<!--</th--><th>C1BUFPNT2</th><th>0422</th><th></th><th>F7BP<3:0></th><th></th><th></th><th>F6BP</th><th><3:0></th><th></th><th></th><th>F5BP.</th><th><3:0></th><th></th><th></th><th>F4BP.</th><th><3:0></th><th></th><th>0000</th></th>	D024 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F14Br-30.0 F13Br-30.0 F10Br-30.0 F10Br-30.0 </th <th>C1BUFPNT2</th> <th>0422</th> <th></th> <th>F7BP<3:0></th> <th></th> <th></th> <th>F6BP</th> <th><3:0></th> <th></th> <th></th> <th>F5BP.</th> <th><3:0></th> <th></th> <th></th> <th>F4BP.</th> <th><3:0></th> <th></th> <th>0000</th>	C1BUFPNT2	0422		F7BP<3:0>			F6BP	<3:0>			F5BP.	<3:0>			F4BP.	<3:0>		0000						
Q106 F16BP<3/th> F14BP<3/th> F14BP<3/th> F12BP<3/th> F12BP<3/th> Q107 SO_{CU} SO	0426 F15BP-310. F13BP-310. F13BP-310. 0430 ED4103. SD2.05. ED7.01 0431 ED4103. SD2.05. ED7.01 0432 ED710. SD2.05. ED7.01 0436 ED710. SD2.05. ED7.01 0436 ED710. SD2.05. ED7.01 0438 SD2.010.5. SD2.05. ED7.01 0430 SD2.010.5. SD2.02. ED7.01 0440 SD2.010.5. SD2.02. ED7.01 0441 SD2.010.5. SD2.02. ED7.01 0442 SD2.010.5. SD2.02. ED7.01 0443 SD2.010.5. SD2.02. ED7.01 0444 SD2.01. SD2.02. ED7.01 0445 SD2.01. SD2.02. ED7.01 0446 SD2.01. SD2.02. ED7.01 0446 SD2.01. SD2.02. ED7.01 0447 SD2.01. SD2.02. ED7.01 0448 SD2.02.	C1BUFPNT3	0424		-11BP<3:0:	^		F10BF	><3:0>			F9BP.	<3:0>			F8BP.	<3:0>		0000						
(000) (0010) </td <td>0430 SID SID<td>C1BUFPNT4</td><td>0426</td><td></td><td>:15BP<3:0</td><td>^</td><td></td><td>F14BF</td><td>><3:0></td><td></td><td></td><td>F13BF</td><td><3:0></td><td></td><td></td><td>F12BF</td><td><3:0></td><td></td><td>0000</td></td>	0430 SID SID <td>C1BUFPNT4</td> <td>0426</td> <td></td> <td>:15BP<3:0</td> <td>^</td> <td></td> <td>F14BF</td> <td>><3:0></td> <td></td> <td></td> <td>F13BF</td> <td><3:0></td> <td></td> <td></td> <td>F12BF</td> <td><3:0></td> <td></td> <td>0000</td>	C1BUFPNT4	0426		:15BP<3:0	^		F14BF	><3:0>			F13BF	<3:0>			F12BF	<3:0>		0000						
0420 EDC750- EDC750- EDC750- EDC770- EDC716- EDC716- 0430 EDC450- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0430 EDC450- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0430 EDC450- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0440 EDC450- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0440 SD-200- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0440 SD-200- SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ 0440 SD-200- $ID-7$ $ID-7$ $ID-7$ $ID-7$ $ID-7$ </td <td>0432 EID EID<td>C1RXM0SID</td><td>0430</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>MIDE</td><td> </td><td>EID<1</td><td>17:16></td><td>XXXX</td></td>	0432 EID EID <td>C1RXM0SID</td> <td>0430</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>MIDE</td> <td> </td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXM0SID	0430			SID	<10:3>					SID<2:0>			MIDE		EID<1	17:16>	XXXX						
0404 0100 0100 010 010 010<	0034 BID-210.5 SID-210.5 EID-710 0436 EID-616.8 SID-210.5 EID-71 0436 EID-616.8 SID-210.5 EID-71 0440 EID-616.8 SID-210.5 EID-71 0440 SID-210.5 SID-210.5 EID-71 0441 SID-210.5 SID-210.5 EID-71 0442 SID-210.5 SID-210.5 EID-71 0443 SID-210.5 SID-210.5 EID-71 0444 SID-210.5 SID-210.5 EID-71 0444 SID-210.5 SID-210.5 EID-71 0445 SID-210.5 SID-210.5 EID-71 0446 SID-210.5 SID-210.5 SID-210.5 0446	C1RXM0EID	0432			EID	<15:8>							EID<	7:0>				XXXX						
Q103 EID-710-A EID-710-A 0430 D5-010-3- D5-010-3- D5-010-3- D5-010-3- 0430 D5-010-3- D5-010-3- D5-010-3- D5-010-3- 0440 D5-010-3- D5-010-3- D5-010-3- D5-010-3-	0436 EID EID EID EID 0438 SID SID <td>C1RXM1SID</td> <td>0434</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>MIDE</td> <td>I</td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXM1SID	0434			SID	<10:3>					SID<2:0>			MIDE	I	EID<1	17:16>	XXXX						
(038) (010.3) (010.4) <th(< td=""><td>0438 SID<10.3. SID<20.0. EID<70. 0440 ED<15.8.</td> SID<20.0.</th(<>	0438 SID<10.3. SID<20.0. EID<70. 0440 ED<15.8.	C1RXM1EID	0436			EID	<15:8>							EID<:	7:0>				XXXX						
(04) Election Election <t< td=""><td>0434 EID EID EID 0440 SID SID<td>C1RXM2SID</td><td>0438</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>MIDE</td><td>I</td><td>EID<1</td><td>17:16></td><td>XXXX</td></td></t<>	0434 EID EID EID 0440 SID SID <td>C1RXM2SID</td> <td>0438</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>MIDE</td> <td>I</td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXM2SID	0438			SID	<10:3>					SID<2:0>			MIDE	I	EID<1	17:16>	XXXX						
040 DB0-210.3 EIDC-710.4 EIDC-710.5 0441 EIDC-163.5 EIDC-710.5 EIDC-710.5 0440 DB0-163.5 DB0-163.5 EIDC-710.5 EIDC-710.5 0440 DB0-163.5 DB0-163.5 DB0-163.5 EIDC-710.5 EIDC-710.5 0440 DB0-163.5 DB0-163.5 DB0-163.5 DD0-163.5 EIDC-710.5 EIDC-710.5 0440 DB0-163.5 DB0-163.5 DD0-20.5 D-1 EIDC-710.5 EIDC-710.5 0440 DB0-163.5 DD0-20.5 D-1 EIDC-710.5 EIDC-710.5 EIDC-710.5 0450 DD0-20.5 DD0-20.5 D-1 EIDC-710.5 EIDC-710.5 EIDC-710.5 0450 DD0-20.5 DD0-20.5 D-1 EIDC-710.5	0440 SID SID <td>C1RXM2EID</td> <td>043A</td> <td></td> <td></td> <td>EID</td> <td><15:8></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID<</td> <td>7:0></td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXM2EID	043A			EID	<15:8>							EID<	7:0>				XXXX						
0442 EID EID <td>0442 EID EID<td>C1RXF0SID</td><td>0440</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td> </td><td>EID<1</td><td>17:16></td><td>XXXX</td></td>	0442 EID EID <td>C1RXF0SID</td> <td>0440</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td> </td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXF0SID	0440			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
044 EID-E1G3	0444 SID SID <td>C1RXF0EID</td> <td>0442</td> <td></td> <td></td> <td>EID</td> <td><15:8></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EID<.</td> <td>7:0></td> <td></td> <td></td> <td></td> <td>XXXX</td>	C1RXF0EID	0442			EID	<15:8>							EID<.	7:0>				XXXX						
0446[BC7:6.8.[BC7:7.6. <th colspa<="" td=""><td>0446 EID EID EID EID 0448 SID SID<td>C1RXF1SID</td><td>0444</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td>I</td><td>EID<1</td><td>17:16></td><td>XXXX</td></td></th>	<td>0446 EID EID EID EID 0448 SID SID<td>C1RXF1SID</td><td>0444</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td>I</td><td>EID<1</td><td>17:16></td><td>XXXX</td></td>	0446 EID EID EID EID 0448 SID SID <td>C1RXF1SID</td> <td>0444</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td>I</td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXF1SID	0444			SID	<10:3>					SID<2:0>			EXIDE	I	EID<1	17:16>	XXXX					
0448 0142 0142 0143 0143 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0144 0145 0145 0145 0145 0145 0145 0145 0145 0145 0145 0145 0145 0146 <th< td=""><td>0448 SID=(10:3) SID=(2:0) - 044A EID=(15:8) SID=(2:0) EID=(7:0) EID=(7:0)</td><td>C1RXF1EID</td><td>0446</td><td></td><td></td><td>EID</td><td><15:8></td><td></td><td></td><td></td><td></td><td></td><td></td><td>EID<</td><td>7:0></td><td></td><td></td><td></td><td>XXXX</td></th<>	0448 SID=(10:3) SID=(2:0) - 044A EID=(15:8) SID=(2:0) EID=(7:0)	C1RXF1EID	0446			EID	<15:8>							EID<	7:0>				XXXX						
044 $EIDC456$ $EIDC476$ $EIDC716$	04.4 EID EID <td>C1RXF2SID</td> <td>0448</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td> </td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXF2SID	0448			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
044C 044C <th< td=""><td>044C SID< SID< E 044E EID<</td> EID<</th<>	044C SID< SID< E 044E EID<	C1RXF2EID	044A			EID	<15:8>							EID	7:0>				XXXX						
044EEID	044E EIDc45:8 EIDc7:0 0450 0450 SIDc10:3 SIDc2:0> ID 0451 0452 SIDc10:3 SIDc2:0> ID 0452 0453 SIDc10:3 SIDc2:0> ID 0454 SIDc10:3 SIDc10:3 SIDc2:0> ID 0455 SIDc10:3 SIDc10:3 SIDc2:0> ID 0456 SIDc2:0 SIDc2:0> ID ID 0460 SIDc2:0 SIDc2:0> ID ID 0461 SIDc2:0> SIDc2:0> ID ID 0462 SIDc2:0> SIDc2:0> ID ID 0463 SIDc2:0> SIDc2:0> ID ID 0464 SIDc2:0> SIDc2:0> ID ID 0465 SIDc2:0> SIDc2:0>	C1RXF3SID	044C			SID	<10:3>					SID<2:0>			EXIDE	Ι	EID<1	17:16>	XXXX						
0400 0410 <th< td=""><td>0450 0450 SID<10:3 SID<10:3 SID<2:0 0 0452 0454 SID<10:3</td> SID<10:3</th<>	0450 0450 SID<10:3 SID<10:3 SID<2:0 0 0452 0454 SID<10:3	C1RXF3EID	044E			EID	<15:8>							EID	7:0>				XXXX						
042042EIDE/TO:043044SIDe(15:8)EIDE/TO:EIDE/TO:044EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:045EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:047EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:048EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:046EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:047EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:048EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:048EIDE/TO:EIDE/TO:EIDE/TO:EIDE/TO:049	0452 EID<15.85 EID<7:0 EID<7:0 0454 0454 SID<10:35	C1RXF4SID	0450			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
0454 0450 0510 <th< td=""><td>0454 0454 SID<10:3</td> SID<10:3</th<>	0454 0454 SID<10:3	C1RXF4EID	0452			EID	<15:8>							EID	7:0>				XXXX						
0466EID <th <<="" colspan="6" td=""><td>0456 EID FID FID<td>C1RXF5SID</td><td>0454</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td>Ι</td><td>EID<1</td><td>17:16></td><td>XXXX</td></td></th>	<td>0456 EID FID FID<td>C1RXF5SID</td><td>0454</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td>Ι</td><td>EID<1</td><td>17:16></td><td>XXXX</td></td>						0456 EID FID FID <td>C1RXF5SID</td> <td>0454</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td>Ι</td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	C1RXF5SID	0454			SID	<10:3>					SID<2:0>			EXIDE	Ι	EID<1	17:16>	XXXX
0458 0450 0 EVIC EVIC E EID E EID E	0458 SID<2:05 - - 045A EID<15:85	C1RXF5EID	0456			EID	<15:8>							EID	7:0>				XXXX						
045dEID<EID <th< td=""><td>045A EID<15:8> EID<7:0 EID<7:0 045C SID<10:3> SID<2:0> -</td><td>C1RXF6SID</td><td>0458</td><td></td><td></td><td>SID</td><td><10:3></td><td></td><td></td><td></td><td></td><td>SID<2:0></td><td></td><td> </td><td>EXIDE</td><td> </td><td>EID<1</td><td>17:16></td><td>XXXX</td></th<>	045A EID<15:8> EID<7:0 EID<7:0 045C SID<10:3> SID<2:0> -	C1RXF6SID	0458			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
045C 045C EXIDE EXIDE EXIDE E E 045E E	045C SID<2:05	C1RXF6EID	045A			EID	<15:8>							EID	7:0>				XXXX						
045E EID EID EID EID EID 0460 S10 S10 T EID <	045E EID<15:8> EID<7:0 EID<7:0 0460 SID<10:3> SID<2:0> 0 0462 EID<15:8> SID<2:0> 0 0464 EID<15:8> SID<2:0> 0 0465 EID<15:8> SID<2:0> 0 0466 EID<15:8> SID<2:0> 0 0466 EID<15:8> SID<2:0> 0 0468 SID<10:3> SID<2:0> 0 0468 SID<10:3> SID<2:0> 0 0468 SID<10:3> SID<2:0> 0 0468 SID<10:3> SID<2:0> EID<7:0	C1RXF7SID	045C			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
0460 SID SID <td>0460 SID<2:0> SID<2:0> - 0462 EID<15:8> EID<7:0</td> EID<7:0	0460 SID<2:0> SID<2:0> - 0462 EID<15:8> EID<7:0	C1RXF7EID	045E			EID	<15:8>							EID	7:0>				XXXX						
0462 EID EID </td <td>0462 EID<15:8> EID<7:0 EID<7:0 0464 SID<10:3> SID<2:0> - 0466 EID<15:8> SID<2:0> - 0466 EID<15:8> SID<2:0> - 0468 SID<10:3> SID<2:0> -</td> <td>C1RXF8SID</td> <td>0460</td> <td></td> <td></td> <td>SID</td> <td><10:3></td> <td></td> <td></td> <td></td> <td></td> <td>SID<2:0></td> <td></td> <td> </td> <td>EXIDE</td> <td>Ι</td> <td>EID<1</td> <td>17:16></td> <td>XXXX</td>	0462 EID<15:8> EID<7:0 EID<7:0 0464 SID<10:3> SID<2:0> - 0466 EID<15:8> SID<2:0> - 0466 EID<15:8> SID<2:0> - 0468 SID<10:3> SID<2:0> -	C1RXF8SID	0460			SID	<10:3>					SID<2:0>			EXIDE	Ι	EID<1	17:16>	XXXX						
0464 SID<10:3 SID<10:3 SID<2:0 I EXIDE I EID<17:16 I 0466 EID<15:8	0464 SID<10:3> SID<2:0> - - 0466 EID<15:8> EID<15:8> EID<7:0	C1RXF8EID	0462			EID	<15:8>							EID	7:0>				XXXX						
0466 EID EID <td>0466 EID<15:8> EID<7:C 0468 SID<10:3> SID<2:0> ID 0464 SID<10:3> SID<2:0> ID 046A EID<15:8> SID<2:0> ID 046C SID<2:0S</td> ID ID 046C SID<10:3> SID<2:0> ID x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal. SID<2:0> ID	0466 EID<15:8> EID<7:C 0468 SID<10:3> SID<2:0> ID 0464 SID<10:3> SID<2:0> ID 046A EID<15:8> SID<2:0> ID 046C SID<2:0S	C1RXF9SID	0464			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
0468 SID<10:3> SID<2:0> - EXIDE - EID<17:16> 046A EID<15:8> EID<15:8> EID<17:16> - - EID<17:16> - - EID<17:16> - - - EID<17:16> - - - - EID<17:16> - - - - - - - - - - - - -	0468 SID<10:3> SID<2:0>	C1RXF9EID	0466			EID	<15:8>							EID	7:0>				XXXX						
046A EID<15:8> EID<7:0> 046C SID<10:3> SID<2:0> EID<7:0>	046A EID<15:8> EID<7:C 046C SID<10:3> SID<2:0> x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal. SID<2:0>	C1RXF10SID	0468			SID	<10:3>					SID<2:0>			EXIDE		EID<1	17:16>	XXXX						
046C SID<10:3> SID<2:0> - EXIDE - EID<17:16>	046C SID<10:3> SID<2:0> x = unknown value on Reset,= unimplemented, read as '0'. Reset values are shown in hexadecimal.	C1RXF10EID	046A			EID	<15:8>							EID	2:0>				XXXX						
	x	C1RXF11SID	046C			SID	<10:3>					SID<2:0>			EXIDE	Ι	EID<1	17:16>	XXXX						

© 2011 Microchip Technology Inc.

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804) (CONTINUED)	9: E(CAN1 F	REGIST	ER MA	• WHE	N C1CT	RL1.WI	IN = 1(F	-OR dsl	PIC33FJ	128GP8	02/804	AND ds	PIC33FJ(64GP80	2/804) ((CONTIN	UED)
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11EID	046E				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF12SID	0470				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	I	EID<17:16>	:16>	XXXX
C1RXF12EID	0472				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF13SID	0474				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	:16>	XXXX
C1RXF13EID	0476				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF14SID	0478				SID<	SID<10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	:16>	XXXX
C1RXF14EID	047A				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
C1RXF15SID	047C				SID<10:3>	10:3>					SID<2:0>		Ι	EXIDE	Ι	EID<17:16>	:16>	XXXX
C1RXF15EID	047E				EID<	EID<15:8>							EID<7:0>	7:0>				XXXX
Legend: x	x = unknown value on Reset, — = unimplemented, read as	n value on	Reset,	= unimplen	nented, rea	id as '0'. Rt	eset values	s are show	'0'. Reset values are shown in hexadecimal	cimal.								

DCI REGISTER MAP **TABLE 4-20:**

IADLE 4-20:				MAL														
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
DCICON1	0280	DCIEN	I	DCISIDL	I	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	I	I		COFSM1	COFSM0	0000 0000 0000 0000
DCICON2	0282	Ι	Ι		1	BLEN1	BLENO	Ι		COFSG<3:0>	<3:0>		1		SW	WS<3:0>		0000 0000 0000 0000
DCICON3	0284	Ι	Ι		1						BCG<11:0>	^C						0000 0000 0000 0000
DCISTAT	0286	Ι	Ι	—	Ι	SLOT3	SLOT2	SLOT1	SLOT0		Ι	Ι	Ι	ROV	RFUL	TUNF	тмртү	0000 0000 0000 0000
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0	0000 0000 0000 0000
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	0000 0000 0000 0000
RXBUF0	0290							Receive B	Receive Buffer 0 Data Register	a Registe	r							0000 0000 0000 0000
RXBUF1	0292							Receive B	Receive Buffer 1 Data Register	a Registe	r							0000 0000 0000 0000
RXBUF2	0294							Receive B	Receive Buffer 2 Data Register	a Registe	r							0000 0000 0000 0000
RXBUF3	0296							Receive B	Receive Buffer 3 Data Register	a Registe	r							0000 0000 0000 0000
TXBUF0	0298							Transmit B	Transmit Buffer 0 Data Register	ta Registe	jr							0000 0000 0000 0000
TXBUF1	029A							Transmit B	Transmit Buffer 1 Data Register	ta Registe	jr							0000 0000 0000 0000
TXBUF2	029C							Transmit B	Transmit Buffer 2 Data Register	ta Registe	jr							0000 0000 0000 0000
TXBUF3	029E							Transmit B	Transmit Buffer 3 Data Register	ta Registe	sr							0000 0000 0000 0000
Legend:	= unimp	olemented,																

$dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$

DS70292E-page 56

TABLE 4-21 :	-21:	PERI	IPHER		PERIPHERAL PIN SELECT INPU	T INPUT I	T REGISTER MAP	R MAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINRO	0680	Ι	I	Ι			INT1R<4:0>			Ι	Ι	Ι		I	I			1F00
RPINR1	0682	Ι	Ι						I		Ι	Ι			INT2R<4:0>			001F
RPINR3	0686	I	I				T3CKR<4:0>				Ι	Ι			T2CKR<4:0>	•		lflf
RPINR4	0688	Ι	Ι				T5CKR<4:0>				Ι	Ι			T4CKR<4:0>	~		lflf
RPINR7	068E	I	I				IC2R<4:0>				Ι	Ι			IC1R<4:0>			lflf
RPINR10	0694	Ι	Ι				IC8R<4:0>				Ι	Ι			IC7R<4:0>			lflf
RPINR11	0696	Ι	Ι						I		Ι	Ι			OCFAR<4:0>	~		001F
RPINR18	06A4	I	I			ſ	U1CTSR<4:0>	~			I	I		1	U1RXR<4:0>	^		lFlF
RPINR19	06A6	Ι	I			ſ	U2CTSR<4:0>				Ι	I		1	U2RXR<4:0>	~		lflf
RPINR20	06A8	I	I			-	SCK1R<4:0>				I	I			SDI1R<4:0>			lflf
RPINR21	06AA	I	I						I		I	I			SS1R<4:0>			001F
RPINR22	06AC	I	I			-	SCK2R<4:0>				I	I			SDI2R<4:0>			lflf
RPINR23	06AE	I	I						I		I	I			SS2R<4:0>			001F
RPINR24	06B0	Ι	I				CSCKR<4:0>				Ι	I			CSDIR<4:0>	•		lflf
RPINR25	06B2	Ι	Ι				I		Ι		Ι	I)	COFSR<4:0>	^		001F
RPINR26 ⁽¹⁾	06B4	Ι	I		Ι	Ι	I	Ι	Ι		Ι	Ι)	C1RXR<4:0>	^		001F
Legend: Note 1:	x = unk This rec	nown va jister is I	alue on R present c	eset, — = anly for ds	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. This register is present only for dsPIC33FJ128GP802/804 and dsPIC33FJ64GP802/804	ed, read as '0 \$P802/804 and	r'. Reset value d dsPIC33FJ(s '0'. Reset values are shown i and dsPIC33FJ64GP802/804	n hexadecima									

Downloaded from Arrow.com.

TABLE 4-22:	4-22:	PERIPI dsPIC3	PERIPHERAL PIN S dsPIC33FJ32GP302	PIN SE 3P302	ILECT C	UTPUT	PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	ER MAP	FOR ds	PIC33F	J128GF	202/80	2, dsPl(C33FJ64	GP202/8	802 ANE	0	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
RPOR0	0000	1					RP1R<4:0>				I	1			RP0R<4:0>			0000
RPOR1	06C2	I					RP3R<4:0>				I			Ľ	RP2R<4:0>			0000
RPOR2	06C4	I					RP5R<4:0>							Ľ	RP4R<4:0>			0000
RPOR3	06C6						RP7R<4:0>				Ι			Н	RP6R<4:0>			0000
RPOR4	06C8	I					RP9R<4:0>				Ι			Ľ	RP8R<4:0>			0000
RPOR5	06CA	I					RP11R<4:0>				I			Я	RP10R<4:0>			0000
RPOR6	0600	I					RP13R<4:0>							R	RP12R<4:0>			0000
RPOR7	06CE	I					RP15R<4:0>				I			R	RP14R<4:0>			0000
Legend:	x = unk	\mathbf{x} = unknown value on Reset, — = unimplemented, read as	on Reset,	— = unimp	vlemented, r	ead as '0'. F	'0'. Reset values are shown in hexadecimal	are shown in	hexadecim	al.								

GP204/804, dsPIC33FJ64GP204/804 AND	
PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AN	dsPIC33F.132GP304
TABLE 4-23: F	

		dsPIC	dsPIC33FJ32GP304	3P304														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
RPOR0	0600	-	Ι	-			RP1R<4:0>			I	Ι	Ι			RP0R<4:0>			0000
RPOR1	06C2	I	I	I			RP3R<4:0>			Ι	I	I			RP2R<4:0>			0000
RPOR2	06C4	I					RP5R<4:0>			I					RP4R<4:0>			0000
RPOR3	06C6			I			RP7R<4:0>			I		I			RP6R<4:0>			0000
RPOR4	06C8	I		I			RP9R<4:0>			I		I			RP8R<4:0>			0000
RPOR5	06CA	I		I			RP11R<4:0>			I		I		Ľ	RP10R<4:0>			0000
RPOR6	0600	-					RP13R<4:0>	^						H	RP12R<4:0>			0000
RPOR7	06CE						RP15R<4:0>	^						H	RP14R<4:0>			0000
RPOR8	06D0						RP17R<4:0>	^						H	RP16R<4:0>			0000
RPOR9	06D2	-					RP19R<4:0>	^						L	RP18R<4:0>			0000
RPOR10	06D4	-					RP21R<4:0>	^						H	RP20R<4:0>			0000
RPOR11	06D6	-					RP23R<4:0>	^						H	RP22R<4:0>			0000
RPOR12	06D8						RP25R<4:0>	^						H	RP24R<4:0>			0000
Legend:	x = unk	nown value	on Reset,	— = unimp	lemented, r	ead as '0'. F	${ m x}$ = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	are shown ir	hexadecim	ial.								

Downloaded from Arrow.com.

TABLE 4-24:		PARAL dsPIC3(PARALLEL MASTE	PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	ILAVE P	ORT RE	GISTEF	MAP F	OR dsP	IC33FJ	128GP2	02/802,	dsPIC3	3FJ64C	3P202/8	02 AND		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0090	PMPEN	I	PSIDL	ADRMU	ADRMUX<1:0>	PTBEEN	PTWREN PTRDEN	PTRDEN	CSF1	CSF0	ALP	I	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	RQM<1:0>	INCM<1	<1:0>	MODE16	MODE	MODE<1:0>	WAITB<1:0>	<1:0>		WAITM<3:0>	l<3:0>		WAITE<1:0>	<1:0>	0000
PMADDR	1030	ADDR15	CS1							ADDR<13:0>	13:0>							0000
PMDOUT1	0004						٩.	Parallel Port Data Out Register 1 (Buffers 0 and 1)	ata Out Reg	ister 1 (Buffe	ers 0 and 1)							0000
PMDOUT2	9090						٩.	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ata Out Reg	ister 2 (Buffe	ers 2 and 3)							0000
PMDIN1	0608						-	Parallel Port Data In Register 1 (Buffers 0 and 1)	Data In Regi	ster 1 (Buffe	rs 0 and 1)							0000
PMPDIN2	060A						-	Parallel Port Data In Register 2 (Buffers 2 and 3)	Data In Regi	ster 2 (Buffe	rs 2 and 3)							0000
PMAEN	060C	1	PTEN14	Ι	I	Ι	Ι	-	I		I	I	Ι	Ι	-	PTEN<1:0>	<1:0>	0000
PMSTAT	060E	IBF	IBOV	Ι	I	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	I	Ι	OB3E	OB2E	OB1E	OBOE	008F
Legend:	= unim 	nplemented	l, read as '0	— = unimplemented, read as '0'. Reset values are shown in hexadecimal.	Les are shov	vn in hexade	ecimal.			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		100100	נטוםטע	0191 1c		in hexadecimal. DT DECIETED MAD ECD JudiCoose 1400C0004 JudiCoose 164C000440044400		
IADLE 4-23.		dsPIC3;	dsPIC33FJ32GP304	P304								04/004,	5 Len	2400-10				
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0090	PMPEN	I	PSIDL	ADRMU	ADRMUX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	I	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	IRQM<1:0>	INCM<1	<1:0>	MODE16	MODE<1:0>	<1:0>	WAITB<1:0>	<1:0>		WAITM<3:0>	l<3:0>		WAITE<1:0>	<1:0>	0000
PMADDR	VUSU	ADDR15	CS1							ADDR<13:0>	13:0>							0000
PMDOUT1	1000						Р	Parallel Port Data Out Register 1 (Buffers 0 and 1)	ata Out Reg	ister 1 (Buffe	ers 0 and 1)							0000
PMDOUT2	0090						Ъ	Parallel Port Data Out Register 2 (Buffers 2 and 3)	ata Out Reg	ister 2 (Buffe	ers 2 and 3)							0000

© 2011 Microchip Technology Inc.

0000 008F

OBOE

OB1E

OB2E

OB3E

I

OBUF

OBE

IB0F

IB1F

IB2F

IB3F

1 1

1 1

PTEN14 IBOV

IШ

060A 060C 060E

PMPDIN2

PMAEN

0608

PMDIN1

= unimplemented, read as '0'. Reset values are shown in hexadecimal.

I

PMSTAT Legend:

PTEN<10:0>

Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3)

0000

TABLE 4-26:	-26:	REAL-1	TIME CL	OCK A	ND CAL	ENDAR.	REGIS	REAL-TIME CLOCK AND CALENDAR REGISTER MAP	٩P									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	0 Bit 9	9 Bit 8		Bit 7 Bi	Bit 6 Bit 5	5 Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620							Alarm Value	Alarm Value Register Window based on APTR<1:0>	tow based c	n APTR<1:(<						XXXX
ALCFGRPT	0622	ALRMEN	CHIME		AMA	AMASK<3:0>		AL	ALRMPTR<1:0>	•			AR	ARPT<7:-0>				0000
RTCVAL	0624						Я	TCC Value R	RTCC Value Register Window based on RTCPTR<1:0>	w based or	RTCPTR<	<0:						XXXX
RCFGCAL	0626	RTCEN	Ι	RTCWREN	N RTCSYN	RTCSYNC HALFSEC	EC RTCOE		RTCPTR<1:0>				C)	CAL<7:0>				0000
PADCFG1	02FC	Ι	Ι	Ι	Ι	Ι					_	-	Ι			RTSECSEL	- PMPTTL	0000
Legend:	x = nnki	x = unknown value on Reset, —	on Reset, -	— = unimple	= unimplemented, read as	ad as '0'. R	eset value:	s are shown	'0'. Reset values are shown in hexadecimal	nal.								
TABLE 4-27:	-27:	CRC RI	CRC REGISTER MAP	R MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640		I	CSIDL			VWORD<4:0>	<0		CRCFUL	CRCMPT		CRCGO		PLEN	PLEN<3:0>		0000
CRCXOR	0642								X<15:0>	<0:0								0000
CRCDAT	0644								CRC Data Input Register	put Register								0000
CRCWDAT	0646								CRC Result Register	It Register								0000
Legend:	= unir	= unimplemented, read as '0'. Reset values are shown in hexadecimal.	d, read as '(o'. Reset va	lues are sh	own in hexa	adecimal.											
TABLE 4-28:	-28.		DUAL COMPARATOR REGISTER	RATOR	REGIS.	ter map	٩											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL		C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C10UTEN	C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632							Ι		CVREN	CVROE	CVRR	CVRSS		CVR•	CVR<3:0>		0000
Legend:		= unimplemented, read as '0'. Reset values are shown in	d, read as '(o'. Reset va	llues are sh	own in hexe	hexadecimal.											
TABLE 4-29 :	-29:	PORTA	PORTA REGISTER MAP FOR dsP	TER MA	VP FOR	dsPIC3.	3FJ128	GP202/6	IC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GP302	C33FJ6	4GP20	2/802 Af	ND dsPI	C33FJ3	2GP302	2		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	1	I	I	I	I	I	Ι	1	1	1	1	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2						Ι	Ι					RA4	RA3	RA2	RA1	RA0	XXXX
LATA	02C4	I	I	I	I	I	Ι	Ι	I	I		I	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ODCA	02C6	I	Ι	I	I	I	I	Ι	I	I		I	I	I	I	Ι	I	0000
Legend:	x = unkı	x = unknown value on Reset, —	on Reset, -		= unimplemented, read as	ad as '0'. R	eset value:	s are shown	^{'0'} . Reset values are shown in hexadecimal.	nal.								

Q.	TABLE 4-30:	PORTA	REGIS.	TER MA	PORTA REGISTER MAP FOR dsPI	dsPIC33	3FJ128G	3P204/8	04, dsP		64GP2(C33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	ND dsP	IC33FJ3	226230	+		
Addr		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
02C0		I	1	1	1	I	TRISA10	TRISA9	TRISA8	TRISA7	1	I	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
02C2	2	I	I	I	I	I	RA10	RA9	RA8	RA7	I	I	RA4	RA3	RA2	RA1	RA0	XXXX
02C4	7	1	I	I	I	I	LATA10	LATA9	LATA8	LATA7	1	Ι	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
ğ	02C6	I	I	I	I	I	ODCA10	ODCA9	ODCA8	ODCA7	I	I	I	I	I	I	I	0000
Legend: x = L TABLE 4-31:	unkn	por value	own value on Reset, — = unimpleme PORTB REGISTER MAP	- = unimple TER MA	mented, rea	id as '0'. Re	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal 31: PORTB REGISTER MAP	are shown ii	n hexadecii	nal.								
▲	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
0	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
ö	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
3	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATBO	XXXX
ö	02CE	1	Ι	Ι	Ι	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	Ι		1	1	I	0000
	= unkn	iown value	on Reset, -	- = unimple	x = unknown value on Reset, — = unimplemented, read as 'c		 Reset values are shown in hexadecimal 	are shown ii	n hexadecii	nal.								
	TABLE 4-32:	PORTC	REGIS	TER MA	PORTC REGISTER MAP FOR dsPI	dsPIC3	3FJ128G	3P204/8	04, dsP	IC33FJ	64GP2(04/804 A	C33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GP304	IC33FJ3	32GP30	4		
ă I	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
X	02D0	1	1	1		I	1	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISCO	03FF
2	02D2				I		I	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX
\sim	02D4	I	Ι	I	I	Ι	I	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX
	F						-		-	-	_				Ī			

0000

L

ODCC3

ODCC4

ODCC5

ODCC6

ODCC7

ODCC8

ODCC9

Т

— = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset,

ODCC Legend:

02D6

TABLE 4-33 :	-33:	SYSTI	EM CON	ITROL F	SYSTEM CONTROL REGISTER	R MAP	-	-	-								-	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR		I	Ι		CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(1) XXXXX
OSCCON	0742			COSC<2:0>	^	Ι		NOSC<2:0>	~	CLKLOCK	IOLOCK	LOCK		CF		LPOSCEN	OSWEN	0300 (2)
CLKDIV	0744	ROI		DOZE<2:0>	^	DOZEN	_	FRCDIV<2:0>	<0:	PLLPC	PLLPOST<1:0>	Ι			PLLPRE<4:0>	<0		3040
PLLFBD	0746				Ι	I						E.	PLLDIV<8:0>	^				0030
OSCTUN	0748	Ι		Ι	Ι	Ι		Ι	Ι	Ι	Ι			TUN	TUN<5:0>			0000
ACLKCON	074A			SELACLK	AOSCMD<1:0>	D<1:0>	A	APSTSCLR<2:0>	:2:0>	ASRCSEL		Ι	Ι			Ι	I	0000
Legend: x=L Note 1: RCO 2: OSC 2: OSC	x = unk RCON OSCCC	mown valu register Ré DN register	e on Reset set values . Reset valu	, — = unimp dependent (Jes depende	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. RCON register Reset values dependent on type of Reset. OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.	ad as '0'. F sset.)SC Config	Reset value uration bits	s are showr and by type	in hexadec of Reset.	simal.								
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All
																		Vesels
BSRAM	0750						Ι			Ι					IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752	Ι		Ι										-	$IW_{-}SSR$	IR_SSR	RL_SSR	0000
Legend: Note 1:	x = unk This reç	rnown valu gister is no	x = unknown value on Reset, This register is not present in	, — = unimp devices wit	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. This register is not present in devices with 4K RAM and 32K Flash memory.	tad as '0'. F nd 32K Fla≎	keset value sh memory.	s are showr	in hexadec	simal.								
TABLE 4-35 :	-35:	NVM F	REGIST	NVM REGISTER MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	I WRERR	- ~	1	Ι	Ι		Ι	ERASE	1			NVMC	NVMOP<3:0>		0000
NVMKEY	0766												NVMKE	NVMKEY<7:0>				0000
Legend:	x = unk	nown valu	e on Reset	, — = unimp	x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal	ad as '0'. F	keset value	s are showr	in hexadec	simal.								
TABLE 4-36:	-36:		REGIST	PMD REGISTER MAP			-					-					_	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0270	T5MD	T4MD	T3MD	T2MD	T1MD		1	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SP11MD	Ι	C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	I	Ι			IC2MD	IC1MD		I	1		OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774			Ι	Ι		CMPMD R	RTCCMD	DMPMD	CRCMD	DAC1MD			Ι	I	Ι		0000

Downloaded from Arrow.com.

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Legend:

4.2.7 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.2.8 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-37 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-37: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	s ava	lable only	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.4.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



© 2011 Microchip Technology Inc.

4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.






TABLE 4-38: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

^{© 2011} Microchip Technology Inc.

4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 architecture uses a 24 bit wide program space and a 16 bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-39 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

TABLE 4-39: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxx	x xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		0	xxx xxxx	XXXX XXX	xx xxxx xxxx	
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1xxx xxxx xxxx xxxx xxxx x			***	
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14:	0> ⁽¹⁾
(Block Remap/Read)		0	XXXX XXXX	2	xxx xxxx xxxx	xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





^{© 2011} Microchip Technology Inc.

4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.





© 2011 Microchip Technology Inc.

NOTES:

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 5. Flash Programming" (DS70191) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows any of the following devices, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04, to be serially programmed while in the end application circuit. This is done with two lines for programming clock and

programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





© 2011 Microchip Technology Inc.

5.2 RTSP Operation

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 30-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the formula in Equation 5-1 to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 30-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at $+125^{\circ}$ C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} =$	= 1.435 <i>ms</i>

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

T	RW	=	$\frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} =$	1.586 <i>ms</i>
	K W		7.37 $MH_z \times (1 - 0.05) \times (1 - 0.00375)$	

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

				CONTROL RE	GISTER		
R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	_	—	_	
bit 15							bit 8
				D 444 o(1)	D 444 o(1)	D 444 o(1)	D 444 o(1)
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	ERASE				NVMOF	P<3:0> ⁽²⁾	
bit 7							bit 0
Legend:		SO = Settab	le only bit				
R = Readable	bit	W = Writable	e bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15 bit 14	0 = Program or WREN: Write E	Flash memory hardware onc rerase operat nable bit	e operation ion is compl	is complete ete and inactive		on is self-timed	and the bit is
bit 13	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally 					s set	
bit 12-7	Unimplemented: Read as '0'						
bit 6	ERASE: Erase/	Program Enal	ble bit				
	1 = Perform the 0 = Perform the						
bit 5-4	Unimplemente						
bit 3-0	NVMOP<3:0>: If ERASE = 1: 1111 = Memory 1110 = Reserve 1101 = Erase G 1100 = Erase S 1011 = Reserve 0011 = No oper 0000 = Erase a If ERASE = 0: 1111 = No oper 1100 = Reserve 1101 = No oper 1101 = Reserve 1011 = Reserve 1011 = Reserve 0011 = Memory 0010 = No oper 0010 = No oper 0000 = Program	/ bulk erase o ed Seneral Segme secure Segme ed ration / page erase o ration single Config ration ed ration ration ed / word program ration / row program	peration ent operation juration regis	ster byte			

Note 1: These bits can only be reset on POR.

 $\mbox{2:} \quad \mbox{All other combinations of NVMOP}{<}3:0{>} \mbox{ are unimplemented}.$

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

: NVMP	(EY: NONVOL	ATILE ME	MORY KEY R	EGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—
						bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0
		NVM	(EY<7:0>			
						bit 0
t	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'	
R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	U-0 — W-0	U-0 U-0 — — — W-0 W-0	U-0 U-0 U-0 — — — W-0 W-0 W-0 NVMH	U-0 U-0 U-0 — — — — W-0 W-0 W-0 W-0 NVMKEY<7:0> V U = Unimpler	U-0 U-0 U-0 U-0 — — — — W-0 W-0 W-0 W-0 NVMKEY<7:0> U = Unimplemented bit, real	U-0 U-0 U-0 U-0 U-0 — — — — — — W-0 W-0 W-0 W-0 W-0 W-0 NVMKEY<7:0> U = Unimplemented bit, read as '0'

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming	operations
1	MOV	#0x4001, W0	;
1	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poi	nter to the first prog	gram memory location to be written
;	program memo	ry selected, and write	es enabled
	MOV	#0x0000, W0	i
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to	write the latches
;	0th_program_	word	
		#LOW_WORD_0, W2	i
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	i
		#HIGH_BYTE_1, W3	i
		W2, [W0]	; Write PM low word into program latch
		W3, [W0++]	; Write PM high byte into program latch
;			
	MOV		;
	MOV		;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program		
1	MOV		;
	MOV	#HIGH_BYTE_31, W3	;
1		W2, [W0]	; Write PM low word into program latch
1	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
1			

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7 ; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted
BSET NOP		; Start the erase sequence ; Insert two NOPs after the

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 8. Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR		—			CM	VREGS	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR	
bit 7							bit	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown	
bit 15	TRAPR: Trap	Reset Flag bit						
		onflict Reset ha						
	0 = A Trap Co	onflict Reset ha	s not occurre	d				
bit 14		egal Opcode or			-			
	•	•		gal address m	ode or uninitial	ized W registe	er used as a	
		Pointer caused I opcode or unit		eset has not o	courred			
bit 13-10	•	•			courred			
bit 9	Unimplemented: Read as '0' CM: Configuration Mismatch Flag bit							
	•	ration mismatcl	•	occurred.				
	0 = A configuration mismatch Reset has NOT occurred							
bit 8	VREGS: Volta	age Regulator	Standby Durir	ng Sleep bit				
		egulator is active egulator goes i			еер			
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit					
		Clear (pin) Res Clear (pin) Res						
bit 6		are Reset (Instru						
	1 = A reset	instruction has instruction has	been execute	ed				
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit (2)				
	1 = WDT is e 0 = WDT is d	nabled						
bit 4	WDTO: Watc	hdog Timer Tin	ne-out Flag bi	t				
		e-out has occur	-	-				
	0 = WDT time	e-out has not o	curred					
bit 3	SLEEP: Wak	SLEEP: Wake-up from Sleep Flag bit						
DIL 3		as been in Slee						
bit 3	0 = Device ha	as not been in S	sleep mode					
		as not been in S up from Idle Fla	-					
bit 2	IDLE: Wake-		g bit					

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

 If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed below and is shown in Figure 6-2.


Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	_	—	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Тоѕт	—	TOSCD + TOST
EC	_	—	—	—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Тоѕт	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
SOSC	Toscd	Tost	—	TOSCD + TOST
LPRC	Toscd	—	—	Toscd

TABLE 6-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.



5: When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the

6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

appropriate start-up routine.

^{© 2011} Microchip Technology Inc.

Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum

TABLE 6-2:	OSCILLATOR DELAY
------------	------------------

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 30.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.


The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 27.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to **Section 30.0 "Electrical Characteristics"** for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control register (RCON) is set to indicate the MCLR Reset.

6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence. The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 27.4 "Watchdog Timer (WDT)"** for more information on Watchdog Reset.

6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on trap conflict Resets.

^{© 2011} Microchip Technology Inc.

6.7 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- · Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 27.8 "Code Protection and CodeGuard[™] Security" for more information on Security Reset.

6.9 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

Note: All Reset flag bits can be set or cleared by user software.

TABLE 6-3: RESET FLAG BIT OPERATION

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 32. Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

^{© 2011} Microchip Technology Inc.

FIGURE 7-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 INTERRUPT VECTOR TABLE

I	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000000 0x000002	
	Reserved	0x000002	
	Oscillator Fail Trap Vector	0,000004	
	Address Error Trap Vector	-	
	Stack Error Trap Vector	-	
	Math Error Trap Vector	_	
	DMA Error Trap Vector	_	
	Reserved	_	
	Reserved	-	
	Interrupt Vector 0	0x000014	
	Interrupt Vector 0	0,000014	
		-	
	~	-	
	~	-	
	Interrupt Vector 52	0x00007C	
	Interrupt Vector 53	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
≥	Interrupt Vector 54	0x000080	
ori		0,000000	
Ĩ.	~	-	
der	~	-	
Decreasing Natural Order Priority	Interrupt Vector 116	0x0000FC	
ធ្ម	Interrupt Vector 117	0x0000FE	
atur	Reserved	0x000100	
ž	Reserved	0x000102	
ing	Reserved		
as	Oscillator Fail Trap Vector	-	
SCLE	Address Error Trap Vector		
ă	Stack Error Trap Vector	1	
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved	1 –	
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~]	
	~		
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~	_	
	~	_	
			l
	Interrupt Vector 116		
	Interrupt Vector 117	0x0001FE	
7	Start of Code	0x000200	
Note 1: See	e Table 7-1 for the list of impleme	ented interrupt v	ectors.

DS70292E-page 88

TABLE 7-1:	INTERRUPT VECT		
Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Capture 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	CN – Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x000150	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000154	SPI2E – SPI2 Error
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x00015A	C1 – ECAN1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	Reserved
46	0x000060	0x000160	Reserved

TABLE 7-1:INTERRUPT VECTORS

 $\ensuremath{\textcircled{}^{\odot}}$ 2011 Microchip Technology Inc.

Vector Number	IVT Address	AIVT Address	Interrupt Source
47	0x000062	0x000162	Reserved
48	0x000064	0x000164	Reserved
49	0x000066	0x000166	Reserved
50	0x000068	0x000168	Reserved
51	0x00006A	0x00016A	Reserved
52	0x00006C	0x00016C	Reserved
53	0x00006E	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4
55	0x000072	0x000172	Reserved
56	0x000074	0x000174	Reserved
57	0x000076	0x000176	Reserved
58	0x000078	0x000178	Reserved
59	0x00007A	0x00017A	Reserved
60	0x00007C	0x00017C	Reserved
61	0x00007E	0x00017E	Reserved
62	0x000080	0x000180	Reserved
63	0x000082	0x000182	Reserved
64	0x000084	0x000184	Reserved
65	0x000086	0x000186	Reserved
66	0x000088	0x000188	Reserved
67	0x00008A	0x00018A	DCIE – DCI Error
68	0x00008C	0x00018C	DCI – DCI Transfer Done
69	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	0x000090	0x000190	RTCC – Real Time Clock
71	0x000092	0x000192	Reserved
72	0x000094	0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error
74	0x000098	0x000198	U2E – UART2 Error
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt
76	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request
79	0x0000A2	0x0001A2	Reserved
80	0x0000A4	0x0001A4	Reserved
81	0x0000A6	0x0001A6	Reserved
82	0x0000A8	0x0001A8	Reserved
83	0x0000AA	0x0001AA	Reserved
84	0x0000AC	0x0001AC	Reserved
85	0x0000AE	0x0001AE	Reserved
86	0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request
87	0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-31.

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA	SB	OAB	SAB	DA	DC	
bit 15							bit 8	
D/M/ O	DAM 0	DAMO	D 0	D/M/ O	DAMO	D/M/ O	DAMO	
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
IPL<2:0> ^(2,3)			RA	N	OV	Z	С	
bit 7							bit (
Legend:								
C = Clear only bit R = Readable bit		bit	U = Unimplemented bit, read as '0'					
S = Set only bi	S = Set only bit W = Writable bit			-n = Value at POR				
'1' = Bit is set '0' = Bit is cleared			x = Bit is unknown					

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

bit	7-5
-----	-----

IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	_	_	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clear only	y bit				
R = Readable	R = Readable bit W = Writable bit		bit	-n = Value at POR '1' = Bit is set			
0' = Bit is clear	ed	'x = Bit is unknown		U = Unimpler	mented bit, read	d as '0'	
bit 3	1 = CPU inter	terrupt Priority rupt priority lev rupt priority lev	vel is greater t	han 7			
Note di Cor			De sister 2.0				

Note 1: For complete register details, see Register 3-2.
2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

DS70292E-page 92

		DAMA	DAA/ O	DAMO	DAMA	D/A/ O					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
SFTACERF		DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	<u> </u>				
bit 7	DIVOLINI	DimitoLitit		ADDICEICIÓ	OTRENT	00017112	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown				
bit 15	NSTDIS: Inte	errupt Nesting D	isable bit								
		nesting is disab									
	-	nesting is enab		1 I- it							
bit 14		cumulator A O	•	•							
		 1 = Trap was caused by overflow of Accumulator A 0 = Trap was not caused by overflow of Accumulator A 									
bit 13	OVBERR: Ad	DVBERR: Accumulator B Overflow Trap Flag bit									
		1 = Trap was caused by overflow of Accumulator B									
	•	not caused by									
bit 12		COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit									
		 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 									
bit 11	-	OVBERR: Accumulator B Catastrophic Overflow Trap Flag bit									
		1 = Trap was caused by catastrophic overflow of Accumulator B									
	0 = Trap was	not caused by	catastrophic o	overflow of Accu	imulator B						
bit 10		OVATE: Accumulator A Overflow Trap Enable bit									
	•	1 = Trap overflow of Accumulator A 0 = Trap disabled									
bit 9	•		orflow Tran En	able bit							
bit 0		OVBTE: Accumulator B Overflow Trap Enable bit 1 = Trap overflow of Accumulator B									
		0 = Trap disabled									
bit 8		astrophic Overf									
		1 = Trap on catastrophic overflow of Accumulator A or B enabled									
bit 7	-	0 = Trap disabled SFTACERR: Shift Accumulator Error Status bit									
					shift						
		 Math error trap was caused by an invalid accumulator shift Math error trap was not caused by an invalid accumulator shift 									
bit 6	DIV0ERR: Ar	DIV0ERR: Arithmetic Error Status bit									
		 1 = Math error trap was caused by a divide by zero 0 = Math error trap was not caused by a divide by zero 									
1. H. F.		-	-	-							
bit 5		DMA Controller troller error trap									
		troller error trap									
bit 4	MATHERR: A	Arithmetic Error	Status bit								
	1 = Math error trap has occurred										
		or trap has not o									

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	7-4: INTCC	NZ: INTERRU	JPT CONTR	ROL REGIST	ER Z					
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—	_	_		_	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	_	—		_	INT2EP	INT1EP	INT0EP			
bit 7					I		bit 0			
Legend:						(0)				
R = Readabl -n = Value at		W = Writable I '1' = Bit is set	Dit	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown						
bit 15	ALTIVT: Enal	LTIVT: Enable Alternate Interrupt Vector Table bit								
		nate vector table dard (default) ve	-							
bit 14	DISI: DISI Ir	struction Status	s bit							
		ruction is active								
bit 13-3	Unimplemen	ted: Read as '0)'							
bit 2	INT2EP: Exte	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit								
		on negative edg	,							
bit 1	INT1EP: Exte	ernal Interrupt 1	Edge Detect	Polarity Selec	t bit					
	1 = Interrupt on negative edge									

INTCON2: INTERRUPT CONTROL REGISTER 2 REGISTER 7-4:

0 = Interrupt on positive edge bit 0

INTOEP: External Interrupt 0 Edge Detect Polarity Select bit

1 = Interrupt on negative edge 0 = Interrupt on positive edge

REGISTER	7-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTI	ER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimpleme	nted: Read as	' ∩'								
bit 14	-	MA Channel 1 E		omplata Intar	unt Elaa Statur	, bit					
DIL 14	1 = Interrupt	t request has ou t request has no	curred		upt Flag Status	DI					
bit 13		C1 Conversion (rupt Flag Statu	s bit						
		t request has or t request has no									
bit 12	U1TXIF: UA	U1TXIF: UART1 Transmitter Interrupt Flag Status bit									
	•	t request has ou t request has no									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit										
		 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 10	-	SPI1IF: SPI1 Event Interrupt Flag Status bit									
		t request has or t request has no									
bit 9	SPI1EIF: SF	SPI1EIF: SPI1 Error Interrupt Flag Status bit									
	•	t request has oc t request has no									
bit 8	T3IF: Timer	T3IF: Timer3 Interrupt Flag Status bit									
	1 = Interrupt	t request has or t request has no	curred								
bit 7	T2IF: Timer2 Interrupt Flag Status bit										
	•	t request has or t request has no									
bit 6	-	put Compare Cl		upt Flag Status	s bit						
	1 = Interrupt	t request has oc t request has no	curred								
bit 5	IC2IF: Input	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit									
	-	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 4	DMA0IF: DM	MA Channel 0 E	Data Transfer C	complete Interr	upt Flag Status	s bit					
	1 = Interrupt	t request has o	curred		-						
bit 3	-	t request has no 1 Interrupt Flag									
DIL J		1 Interrupt Flag t request has oc									
		t request has no									

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit				
	1 = Interrupt request has occurred0 = Interrupt request has not occurred				
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit				
	1 = Interrupt request has occurred				
	0 = Interrupt request has not occurred				
bit 0	INT0IF: External Interrupt 0 Flag Status bit				
	1 = Interrupt request has occurred				
	0 = Interrupt request has not occurred				

^{© 2011} Microchip Technology Inc.

REGISTER 7-	6: IFS1:	INTERRUPT	FLAG STAT	US REGISTE	ER 1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF			
bit 15	·		·			·	bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC8IF	IC7IF	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF			
bit 7							bit 0			
Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	U2TXIF: UA	RT2 Transmitte	r Interrupt Flag	g Status bit						
		t request has oc								
		t request has no								
bit 14		ART2 Receiver I		Status bit						
		t request has oo t request has no								
bit 13	-	-		t						
	INT2IF: External Interrupt 2 Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrup	t request has no	ot occurred							
bit 12	T5IF: Timer5 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 11	T4IF: Timer4 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 10	OC4IF: Output Compare Channel 4 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 8	DMA2IF: D	MA Channel 2 D	ata Transfer C	complete Interr	upt Flag Status	bit				
		t request has oc t request has no								
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 6	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit									
		t request has oc t request has no								
bit 5	Unimpleme	nted: Read as	'0'							
bit 4	INT1IF: Exte	ernal Interrupt 1	Flag Status bi	t						
		t request has oc								
1.16.0	-	t request has no								
bit 3		Change Notificat	-	⊢lag Status bit						
		t request has oc t request has no								

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred

0 = Interrupt request has not occurred

^{© 2011} Microchip Technology Inc.

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
_	DMA4IF	PMPIF			—	_				
oit 15				·			bit			
			DAVA	DAMO	DAMO	DAM 0	DAMO			
U-0	U-0	U-0	R/W-0	R/W-0 C1IF ⁽¹⁾	R/W-0 C1RXIF ⁽¹⁾	R/W-0	R/W-0			
 bit 7		_	DMA3IF	CTIF	CIRAIF	SPI2IF	SPI2EIF bit			
5107							Dit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	•	ted: Read as								
bit 14	DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 12-5		•								
bit 4	Unimplemented: Read as '0'									
511 4	DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 3				bit ⁽¹⁾						
	C1IF: ECAN1 Event Interrupt Flag Status bit ⁽¹⁾ 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit ⁽¹⁾									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	•	request has no								
bit 0			pt Flag Status	bit						
		request has oc								
	0 = Interrupt request has not occurred									

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
—	RTCIF	DMA5IF	DCIIF	DCIEIF	_	—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_		_		—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimplemen	ted: Read as ')'					
bit 14	RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred							
bit 13	 0 = Interrupt request has not occurred DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 							

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

DCIIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

DCIEIF: DCI Error Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

Unimplemented: Read as '0'

bit 12

bit 11

bit 10-0

^{© 2011} Microchip Technology Inc.

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	0-0	0-0	0-0	0-0	0-0	0-0			
	DACTRIE					_				
bit 15							bi			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	—			
bit 7							bi			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkn	own			
bit 15	DAC1LIF: DA	C Left Channe	el Interrupt Fla	g Status bit ⁽²⁾						
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 14	DAC1RIF: DAC Right Channel Interrupt Flag Status bit ⁽²⁾									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 13-7	Unimplemented: Read as '0'									
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit ⁽¹⁾									
bit 0	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
bit 3	0 = Interrupt request has not occurred									
DIL 3	CRCIF: CRC Generator Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 2	U2EIF: UART2 Error Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit						
	1 = Interrupt r									
	0 = Interrupt r	-								
bit 0	Unimplement	ed: Read as	0'							

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

2: Interrupts are disabled on devices without Audio DAC modules.

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0											
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE				
bit 7	00212	IOLIE	Dimitor		00112	10112	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	Unimplemen	ted: Read as '	0'								
bit 14	DMA1IE: DM	IA Channel 1 D	ata Transfer (Complete Interr	upt Enable bit						
	1 = Interrupt	request enable request not ena	d								
bit 13	•	•		rupt Enable bit							
		request enable request not ena									
bit 12		0 = Interrupt request not enabledU1TXIE: UART1 Transmitter Interrupt Enable bit									
	1 = Interrupt	1 = Interrupt request enabled									
	0 = Interrupt	request not ena	abled								
bit 11		U1RXIE: UART1 Receiver Interrupt Enable bit									
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 10		SPI1IE: SPI1 Event Interrupt Enable bit									
		1 = Interrupt request enabled									
		request not ena									
bit 9		SPI1EIE: SPI1 Error Interrupt Enable bit									
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
h:+ 0	•	-									
bit 8		T3IE: Timer3 Interrupt Enable bit 1 = Interrupt request enabled									
	-	0 = Interrupt request enabled									
bit 7	T2IE: Timer2	Interrupt Enab	le bit								
		1 = Interrupt request enabled									
	0 = Interrupt request not enabled										
bit 6	-	ut Compare Ch		rupt Enable bit							
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 5		IC2IE: Input Capture Channel 2 Interrupt Enable bit									
		request enable	-								
	0 = Interrupt	request not ena	abled								
bit 4				Complete Interr	upt Enable bit						
		request enable									
bit 3	-	request not ena Interrupt Enab									
UIL O		request enable									
		request enable									

CISTED 7 10

© 2011 Microchip Technology Inc.

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit					
	1 = Interrupt request enabled0 = Interrupt request not enabled					
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit					
	1 = Interrupt request enabled					
	0 = Interrupt request not enabled					
bit 0	INTOIE: External Interrupt 0 Flag Status bit					
	1 = Interrupt request enabled0 = Interrupt request not enabled					

REGISTER	7-11: IEC1:	INTERRUPT	ENABLE C		GISTER 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7							bit				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	U2TXIE: UAF	RT2 Transmitte	er Interrupt Ena	able bit							
		request enable	-								
		request not en									
bit 14	U2RXIE: UA	RT2 Receiver	Interrupt Enabl	le bit							
	•	request enable									
	-	request not en									
bit 13		INT2IE: External Interrupt 2 Enable bit									
		1 = Interrupt request enabled 0 = Interrupt request not enabled									
bit 12	-	T5IE: Timer5 Interrupt Enable bit									
		1 = Interrupt request enabled									
	0 = Interrupt request not enabled										
bit 11	T4IE: Timer4	T4IE: Timer4 Interrupt Enable bit									
	1 = Interrupt request enabled										
	0 = Interrupt	request not en	abled								
bit 10	OC4IE: Outp	OC4IE: Output Compare Channel 4 Interrupt Enable bit									
	1 = Interrupt request enabled										
1.11.0	0 = Interrupt request not enabled										
bit 9		OC3IE: Output Compare Channel 3 Interrupt Enable bit									
		 Interrupt request enabled Interrupt request not enabled 									
bit 8	-	-		Complete Interr	upt Enable bit						
		DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit 1 = Interrupt request enabled									
	•	0 = Interrupt request not enabled									
bit 7	IC8IE: Input (IC8IE: Input Capture Channel 8 Interrupt Enable bit									
		1 = Interrupt request enabled									
L:1.0	-	0 = Interrupt request not enabled									
bit 6	•	IC7IE: Input Capture Channel 7 Interrupt Enable bit 1 = Interrupt request enabled									
	•	request enable									
bit 5	-	nted: Read as									
bit 4		rnal Interrupt 1									
		request enable									
		request not en									
bit 3	CNIE: Input (Change Notific	ation Interrupt	Enable bit							
		request enable									
	0 = Interrupt	request not en	abled								

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	DMA4IE	PMPIE	—	_	—	_	_				
oit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	—	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE				
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	-	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 15	-	nted: Read as									
bit 14		DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
L:140		•		L. L. 4							
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit										
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 12-5	•	•									
bit 4	-	Unimplemented: Read as '0' DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit									
	1 = Interrupt request enabled										
	0 = Interrupt request has enabled										
bit 3	C1IE: ECAN	C1IE: ECAN1 Event Interrupt Enable bit ⁽¹⁾									
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 2	C1RXIE: EC	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit ⁽¹⁾									
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 - Interrupt	0 = Interrupt request not enabled									
	•	•									
bit 0	SPI2EIE: SF	request not en Pl2 Error Interru request enable	pt Enable bit								

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

REGISTER	(7-13: IEC3:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 3				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
	RTCIE	DMA5IE	DCIIE	DCIEIE	—	—	_		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	—	—		—			
bit 7							bit (
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	Unimplomor	tod: Dood on (0'						
	-	ted: Read as '			1.14				
bit 14		Time Clock and		terrupt Enable	DIt				
	•	request enable request not ena							
bit 13	•	A Channel 5 D		Complete Inter	runt Enable bit				
DIC 13		request enable			upt Enable bit				
		request enabled							
bit 12		vent Interrupt E							
		1							

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

1 = Interrupt request enabled
 0 = Interrupt request not enabled
 DCIEIE: DCI Error Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

Unimplemented: Read as '0'

bit 11

bit 10-0

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	_	—		_	DAC1RIE ⁽²⁾	DAC1LIE ⁽²⁾
b							bit 15
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	U1EIE	U2EIE	CRCIE	DMA6IE	DMA7IE	C1TXIE ⁽¹⁾	—
b							bit 7
							Legend:
	as '0'	ented bit, read	U = Unimplem	oit	W = Writable I	bit	R = Readable I
мn	x = Bit is unkno		'0' = Bit is clea		'1' = Bit is set	OR	-n = Value at P
			h h h h h h h h h h h h h h h h h h h	liste munt Fisc			-:- 4 F
			adie dit-	•	C Left Channe equest enabled		bit 15
					equest enabled		
			nable bit ⁽²⁾		-	DAC1RIE: DA	bit 14
	1 = Interrupt request enabled						
				bled	equest not ena	0 = Interrupt re	
					ed: Read as 'o	•	bit 13-7
		bit ⁽¹⁾	nterrupt Enable	-			bit 6
					equest occurre equest not occ		
		int Enable bit	omplete Interru		-	-	bit 5
			ompiete interre		equest enabled		
					equest not ena		
		ipt Enable bit	omplete Interru	ta Transfer C	A Channel 6 Da	DMA6IE: DMA	bit 4
					equest enabled		
			•.		equest not ena	-	
			bit			CRCIE: CRC	bit 3
					equest enablec equest not ena		
					2 Error Interrup	-	bit 2
					equest enabled		
				bled	equest not ena	0 = Interrupt re	
					1 Error Interrup		bit 1
					equest enabled		
					equest not ena	-	L:4 0
				,	ed: Read as '0	Unimplement	bit 0

____ -.

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

2: Interrupts are disabled on devices without Audio DAC modules.

REGISTER 7-15: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0											
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		T1IP<2:0>				OC1IP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC1IP<2:0>		_		INT0IP<2:0>					
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own				
	-						-				
bit 15	Unimpleme	ented: Read as '0)'								
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits										
	111 = Interr	upt is priority 7 (ł	nighest priori	ity interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is disa	abled								
bit 11	Unimpleme	Unimplemented: Read as '0'									
bit 10-8	OC1IP<2:0:	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	111 = Interr	upt is priority 7 (ł	nighest priori	ity interrupt)							
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 7		ented: Read as '0									
bit 6-4	-	: Input Capture C		errupt Priority b	its						
		upt is priority 7 (ł									
	•										
	•										
		upt is priority 1 upt source is disa	abled								
bit 3		ented: Read as '0									
bit 2-0	-	>: External Interr		/ bits							
		upt is priority 7 (h									
	•			- • /							
	•										
	• 001 = Interr	upt is priority 1									
		upt source is disa	abled								

... ____

REGISTER	7-16: IPC1	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 1						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		T2IP<2:0>		<u> </u>		OC2IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC2IP<2:0>		_		DMA0IP<2:0>					
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable I	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkne	own				
bit 15	Unimpleme	ented: Read as 'o)'								
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits								
	111 = Inter	rupt is priority 7 (I	nighest priori	ity interrupt)							
	•										
	•										
	001 = Inter	rupt is priority 1									
		rupt source is disa									
bit 11	Unimpleme	ented: Read as '0)'								
bit 10-8		OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	111 = Inter	rupt is priority 7 (ł	highest priori	ity interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	abled								
bit 7	Unimpleme	ented: Read as 'o)'								
bit 6-4	IC2IP<2:0>	: Input Capture C	hannel 2 Int	errupt Priority b	oits						
	111 = Inter	rupt is priority 7 (I	nighest priori	ity interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa									
bit 3	-	ented: Read as 'o									
bit 2-0		:0>: DMA Channe		=	e Interrupt Prior	rity bits					
	111 = Inter	rupt is priority 7 (I	nighest priori	ity interrupt)							
	•										
	•										
		rupt is priority 1									
	000 = Inter	rupt source is disa	apled								

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>				SPI1IP<2:0>					
bit 15							bi				
	-	5444	-			5 4 4 4					
U-0	R/W-1	R/W-0 SPI1EIP<2:0>	R/W-0	U-0	R/W-1	R/W-0 T3IP<2:0>	R/W-0				
bit 7		0111211 <2.02				1011 \2.02	bi				
Legend:											
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimplome	ented: Read as '0	,								
bit 14-12	-			t Driarity hita							
DIL 14-12	U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•		iigiiest priori	ty menupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	abled								
bit 11		ented: Read as '(
bit 10-8	SPI1IP<2:0	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits									
		rupt is priority 7 (ł	•	•							
	•										
	•										
	001 = Interr	rupt is priority 1									
		rupt source is disa	abled								
bit 7	Unimpleme	ented: Read as 'o)'								
bit 6-4	SPI1EIP<2:	0>: SPI1 Error In	terrupt Prior	ity bits							
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									
	000 = Interr	rupt source is disa	abled								
bit 3	Unimpleme	ented: Read as '0)'								
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits								
	111 = Interr	rupt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									
		upt source is disa									

- - -____ _ _ . . _ ____

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	_	_	_	_		DMA1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
0-0	K/W-1	AD1IP<2:0>	K/W-U	0-0	K/W-1	U1TXIP<2:0>	R/W-U				
bit 7		AD 111 <2.02				011711 <2.02	bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-11	Unimpleme	nted: Read as '	0'								
bit 10-8	DMA1IP<2:	0>: DMA Chann	el 1 Data Tra	nsfer Complete	Interrupt Prior	ity bits					
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
	001 = Interr	upt is priority 1									
		upt source is dis	abled								
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-4	AD1IP<2:0>	AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits									
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	• 001 – Interr	upt is priority 1									
		upt source is dis	abled								
bit 3		nted: Read as '									
bit 2-0	-	>: UART1 Trans		upt Priority bits							
		upt is priority 7 (
	•		3	· · · · · · · · · · · · · · · · · · ·							
	•										
	•										
		upt is priority 1									

.... 40

000 = Interrupt source is disabled

11.0		DAMA		11.0		DAMA	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CNIP<2:0>		—		CMIP<2:0>	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bi
Legend:	- 1-14		:4				
R = Readable		W = Writable k	DIT	U = Unimplen			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	Unimplem	ented: Read as '0	,				
bit 14-12	-	: Change Notifica		t Priority hits			
		rupt is priority 7 (h	-	-			
	•						
	•						
	•						
		rupt is priority 1	blod				
bit 11		rupt source is disa ented: Read as '0					
bit 10-8	-			, hito			
DIL TU-6		 Comparator Inter rupt is priority 7 (h 					
	•	rupt is priority 7 (i	lighest phon	ny mienupi)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		:0>: I2C1 Master					
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is disa	abled				
bit 3	Unimplem	ented: Read as '0	,				
bit 2-0	SI2C1IP<2	:0>: I2C1 Slave E	vents Interru	upt Priority bits			
	111 = Inter	rupt is priority 7 (h	ighest priori	ity interrupt)			
	•						
	•						
	- 001 - Intor	rupt is priority 1					
	001 ± 000						

.... ___ 4

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		IC8IP<2:0>		—		IC7IP<2:0>						
bit 15							bit 8					
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
_			_			INT1IP<2:0>						
bit 7							bit C					
Legend:												
R = Readab	le bit	W = Writable	oit	U = Unimpler	mented bit, rea	ad as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own					
bit 15	Unimpleme	nted: Read as 'd)'									
bit 14-12	IC8IP<2:0>:	IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits										
		upt is priority 7 (I										
	•											
	•											
	• 001 – Interru	upt is priority 1										
		upt source is dis	abled									
bit 11		nted: Read as 'o										
bit 10-8	-			errupt Priority b	its							
		IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•		5	y								
	•											
	•											
		upt is priority 1 upt source is dis	abled									
bit 7-3		•										
bit 2-0	-	Unimplemented: Read as '0' INT1IP<2:0>: External Interrupt 1 Priority bits										
		upt is priority 7 (I	• •									
	•		ingricot priori	ty interrupt)								
	•											
	•											
		upt is priority 1										

000 = Interrupt source is disabled

REGISTER	7-21: IPC6	6: INTERRUPT	PRIORITY	CONTROL R	EGISTER 6				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		T4IP<2:0>		—		OC4IP<2:0>			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		OC3IP<2:0>				DMA2IP<2:0>			
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, re	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15	Unimplem	ented: Read as 'd)'						
bit 14-12	-	: Timer4 Interrupt							
		rupt is priority 7 (I		ity interrupt)					
	•		c						
	•								
	• 001 – Inter	rupt is priority 1							
		rupt source is dis	abled						
bit 11		ented: Read as '							
bit 10-8	-	C4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits							
		rupt is priority 7 (I		•	,				
	•		c						
	•								
	• 001 – Inter	rupt is priority 1							
		rupt source is dis	abled						
bit 7		ented: Read as '							
bit 6-4	-	>: Output Compa		3 Interrupt Prior	itv bits				
		rupt is priority 7 (I		•	,				
	•		0 1	, i,					
	•								
	• 001 – Inter	rupt is priority 1							
		rupt source is dis	abled						
bit 3		ented: Read as '							
bit 2-0	-	:0>: DMA Channe		ansfer Complete	e Interrupt Prid	ority bits			
		rupt is priority 7 (I		-					
	•	· · · · · · · · · · · · · · · · · · ·	5 F O	,					
	•								
	• $0.01 - lotor$	rupt is priority 4							
		rupt is priority 1 rupt source is dis	abled						

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U2TXIP<2:0>				U2RXIP<2:0>					
oit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		INT2IP<2:0>				T5IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own				
bit 15	Unimplemer	nted: Read as '	0'								
bit 14-12		U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits									
	111 = Interru	pt is priority 7 (highest priori	ity interrupt)							
	•										
	•										
		pt is priority 1	a h la d								
hit 11		ipt source is dis									
bit 11 bit 10-8	-	nted: Read as ' >: UART2 Rece		t Driarity hita							
DIL TU-0		pt is priority 7 (-	-							
	•		nighest phon	ity interrupt)							
	•										
	• 001 – Intorru	pt is priority 1									
		ipt is priority i ipt source is dis	abled								
bit 7		nted: Read as '									
bit 6-4		: External Inter		/ bits							
		upt is priority 7 (
	•										
	•										
	001 = Interru	pt is priority 1									
	000 = Interru	pt source is dis	abled								
bit 3	Unimplemer	nted: Read as '	0'								
bit 2-0		Fimer5 Interrupt	-								
	111 = Interru	pt is priority 7 (highest priori	ity interrupt)							
	•										
	•										
		pt is priority 1									
	000 = Interru	ipt source is dis	abled								

^{© 2011} Microchip Technology Inc.

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8											
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		C1IP<2:0> ⁽¹⁾		—		C1RXIP<2:0> ⁽¹⁾					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
		SPI2IP<2:0>				SPI2EIP<2:0>					
bit 7							bit				
Legend:											
R = Readabl	e bit	W = Writable b	oit	U = Unimplei	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	wn				
bit 15	Unimpleme	ented: Read as '0	,								
bit 14-12	C1IP<2:0>:	ECAN1 Event Int	errupt Prior	ity bits ⁽¹⁾							
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									
		rupt source is disa	bled								
bit 11	Unimpleme	ented: Read as '0	,								
bit 10-8	C1RXIP<2:	0>: ECAN1 Recei	ve Data Re	ady Interrupt Pr	iority bits ⁽¹⁾						
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
	001 = Interr	rupt is priority 1									
		upt source is disa	bled								
bit 7	Unimpleme	ented: Read as '0	,								
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inte	errupt Priori	ty bits							
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa									
bit 3	-	ented: Read as '0									
bit 2-0		0>: SPI2 Error Int	•	•							
	111 = Interi	rupt is priority 7 (h	ighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
	000 = Interr	rupt source is disa	bled								

CIGTED 7 22 IDCO, INTERDURT REPORTS CONTROL DECISTER O

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	_	—	DMA3IP<2:0>		
			•			bit 0
bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
	U-0 		 U-0 U-0 U-0 bit W = Writable bit	— — — — U-0 U-0 U-0 U-0 — — — — bit W = Writable bit U = Unimpler	— Image: Weiter and the state of the sta	- - - - - U-0 U-0 U-0 R/W-1 R/W-0 - - - DMA3IP<2:0> bit W = Writable bit U = Unimplemented bit, read as '0'

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

111 = Interrupt is priority / (highest priority interrup

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	_	—	—	—		DMA4IP<2:0>		
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
_		PMPIP<2:0>		_	_			
bit 7							bit (
Legend:								
R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	l as '0'		
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	it is unknown	
bit 10-8	111 = Interr • • 001 = Interr 000 = Interr	DMA Chanr upt is priority 7 upt is priority 1 upt source is dis	(highest priorit sabled	•	Interrupt Priori	ty bits		
bit 7	-	nted: Read as						
bit 6-4	111 = Interr • •	 Parallel Mastrupt is priority 7 upt is priority 1 						

- - -...

bit 3-0 Unimplemented: Read as '0'

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 7-26: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkn	IOWN
R = Readable		W = Writable k	DIT	•	nented bit, reac		
Legend:	L .1		. 14				
bit 7							bit 0
—	—	—	—				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15							bit 8
		DCIEIP<2:0>		—	—	—	—
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0

bit 14-12	DCIEIP<2:0>: DCI Error Interrupt Priority bits
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 11-0	Unimplemented: Read as '0'

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
		_	_	_		RTCIP<2:0>			
oit 15					·		bit 8		
		DAMO				D/M/ O	D/M/ 0		
U-0	R/W-1	R/W-0 DMA5IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 DCIIP<2:0>	R/W-0		
 bit 7		DIMASIP<2.0>				DCIIP<2.0>	bit (
							Dit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-11	Unimpleme	nted: Read as '	0'						
	-								
bit 10-8		Real-Time Clo upt is priority 7 (lag Status bits				
	⊥⊥⊥ = Intern	upt is priority 7 (nignest priorit	ly interrupt)					
	•								
	•								
		upt is priority 1 upt source is dis	abled						
bit 7		nted: Read as '							
bit 6-4	-	0>: DMA Chann		nsfer Complete	Interrunt Prio	rity hits			
		upt is priority 7 (-					
	•		5	, , , , , , , , , , , , , , , , , , , ,					
	•								
	• 001 – Intern	upt is priority 1							
		upt source is dis	abled						
bit 3-0		: DCI Event Inte		oits					
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)							
	•								
	•								
	001 = Interr	upt is priority 1							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		CRCIP<2:0>		—		U2EIP<2:0>				
bit 15					•		bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		U1EIP<2:0>		—	—	—	—			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15	-	ented: Read as '								
bit 14-12	CRCIP<2:0>: CRC Generator Error Interrupt Flag Priority bits									
	111 = Inter	rupt is priority 7 (I	nighest priorit	ty interrupt)						
	•									
	•									
	001 = Inter	rupt is priority 1								
		rupt source is dis	abled							
bit 11		ented: Read as '								
bit 10-8	U2EIP<2:0	>: UART2 Error li	nterrupt Prior	itv bits						
		rupt is priority 7 (I		•						
	•			·, ······						
	•									
	•									
		rupt is priority 1								
		rupt source is dis								
bit 7	Unimpleme	ented: Read as ')'							
bit 6-4	U1EIP<2:0	>: UART1 Error li	nterrupt Prior	ity bits						
	111 = Inter	rupt is priority 7 (I	highest priorit	ty interrupt)						
	•									
	•									
	• •	rupt is priority 1								
		rupt is priority 1 rupt source is dis	abled							

DECISTED 7 20.

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_	_	_	_		C1TXIP<2:0>(1)			
bit 15							bit		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		DMA7IP<2:0>				DMA6IP<2:0>			
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
L:4 7 44		ntad. Daad aa (0'						
bit 15-11	-	nted: Read as '			(1)				
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits ⁽¹⁾ 111 = Interrupt is priority 7 (highest priority interrupt)								
			highest priori	ty interrupt)					
			highest priorit	ty interrupt)					
			highest priorii	ty interrupt)					
	111 = Intern • •	upt is priority 7 (highest priorii	ty interrupt)					
	111 = Intern • • 001 = Intern			ty interrupt)					
bit 7	111 = Intern • • 001 = Intern 000 = Intern	upt is priority 7 (upt is priority 1	abled	ty interrupt)					
bit 7 bit 6-4	111 = Intern • • 001 = Intern 000 = Intern Unimpleme	upt is priority 7(upt is priority 1 upt source is dis nted: Read as '	abled		e Interrupt Prio	rity bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled 0' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:	upt is priority 7(upt is priority 1 upt source is dis nted: Read as '	abled 0' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits			
	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled 0' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits			
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern	upt is priority 7(upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7(abled 0' el 7 Data Tra	nsfer Complete	e Interrupt Prio	rity bits			
	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1	abled ^{0'} el 7 Data Tra highest priorit	nsfer Complete	e Interrupt Prio	rity bits			
bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis	abled 0' el 7 Data Tra highest priorit	nsfer Complete	e Interrupt Prio	rity bits			
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern Unimpleme	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	abled o' el 7 Data Tra highest priorit abled o'	nsfer Complete ty interrupt)					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled o' el 7 Data Tra highest priorit abled o' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as '	abled o' el 7 Data Tra highest priorit abled o' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled o' el 7 Data Tra highest priorit abled o' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete					
bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2: 111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled o' el 7 Data Tra highest priorit abled o' el 6 Data Tra	nsfer Complete ty interrupt) nsfer Complete					
	<pre>111 = Intern</pre>	upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann upt is priority 7 (upt is priority 1 upt source is dis nted: Read as ' 0>: DMA Chann	abled o' el 7 Data Tra highest priorit abled o' el 6 Data Tra highest priorit	nsfer Complete ty interrupt) nsfer Complete					

IDC17, INTERDURT PRIORITY CONTROL RECISTER 17

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	7-30: IPC1	9: INTERRUPT	PRIORITY	CONTROL	REGISTER 1)				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
_		DAC1LIP<2:0> ⁽¹	1)		C	AC1RIP<2:0>(1	I)			
bit 15							bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
			_		_		_			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	Unimpleme	nted: Read as '	כי							
bit 14-12	DAC1LIP<2	DAC1LIP<2:0>: DAC Left Channel Interrupt Flag Status bit ⁽¹⁾								
	111 = Interr	upt is priority 7 (I	highest priori	ty interrupt)						
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 11		nted: Read as '								
bit 10-8	DAC1RIP<2 111 = Intern • • • 001 = Intern	2:0>: DAC Right upt is priority 7 (I upt is priority 1 upt source is disa	Channel Inte highest priori		ıs bit ⁽¹⁾					
bit 7-0	Unimpleme	nted: Read as '	כי							

REGISTER 7-30: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts are disabled on devices without Audio DAC modules.

^{© 2011} Microchip Technology Inc.

REGISTER	7-31: INTTR	EG: INTERRU	JPT CONTR	ROL AND ST	ATUS REGI	STER	
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
	—	—			ILF	₹<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
				VECNUM<6:0	>		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable b	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	nted: Read as '0	,				
bit 11-8	-			al hita			
DIL 11-0		ew CPU Interrup	•				
	•	Interrupt Priority	/ Levens 15				
	•						
	•						
		Interrupt Priority Interrupt Priority					

bit 7 Unimplemented: Read as '0' bit 6-0 VECNUM<6:0>: Vector Number of Pending Interrupt bits 0111111 = Interrupt Vector pending is number 135

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

^{© 2011} Microchip Technology Inc.

NOTES:

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 38. Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read from Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	0000000	—	_
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 convert done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
PMP – Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)
DCI – Codec Transfer Done	0111100	0x0290 (RXBUF0)	0x0298 (TXBUF0)
DAC1 – Right Data Output	1001110	—	0x03F6 (DAC1RDAT)
DAC2 – Left Data Output	1001111		0x03F8 (DAC1LDAT)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

^{© 2011} Microchip Technology Inc.

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- · Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAx-STA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

^{© 2011} Microchip Technology Inc.

REGISTER	8-1: DMAx	CON: DMA (CHANNEL X	CONTROL R	EGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	_	
bit 15							bit
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
—		AMOD	E<1:0>			MODE	<1:0>
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	CHEN: Char	nel Enable bit					
	1 = Channel						
	0 = Channel						
bit 14		ransfer Size bi	t				
	1 = Byte 0 = Word						
bit 13	DIR: Transfe	r Direction bit (source/destin	ation bus select)		
				to peripheral ad to DMA RAM ad			
bit 12	HALF: Early	Block Transfer	Complete Int	errupt Select bit	:		
				upt when half of upt when all of th			
bit 11		I Data Peripher					
		write to periph		n to DMA RAM	write (DIR bit r	nust also be cle	ear)
bit 10-6	Unimplemer	nted: Read as	0'				
bit 5-4	AMODE<1:0	>: DMA Chanr	el Operating	Mode Select bits	S		
	10 = Periphe 01 = Registe	eral Indirect Add	dressing mode ut Post-Increr	ment mode	ode)		
	-	r Indirect with I		nt mode			
bit 3-2	-	nted: Read as					
bit 1-0				lode Select bits			
	10 = Continu 01 = One-Sh	not, Ping-Pong Ious, Ping-Pon not, Ping-Pong Ious, Ping-Pong	g modes enat modes disabl	ed	anster from/to e	each DMA RAM	buffer)

DECISTED 0 4 CONTROL DECISTED

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	0-2. DIVIAX			ING SELECT	REGISTER					
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
FORCE ⁽¹⁾	—	—		_		—				
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—				IRQSEL6<6:0>	(2)					
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	V = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set	= Bit is set '0' = Bit is cleared				x = Bit is unknown			
bit 15	FORCE: For	FORCE: Force DMA Transfer bit ⁽¹⁾								
	1 = Force a single DMA transfer (Manual mode)									
	0 = Automati	ic DMA transfer	initiation by D	MA request						
bit 14-7	Unimplemer	nted: Read as '	0'							
bit 6-0	IRQSEL<6:0	>: DMA Periphe	eral IRQ Num	ber Select bits	(2)					
	1111111 = DMAIRQ127 selected to be Channel DMAREQ									
		DMAIRQ0 selec	tad to be Che							
	0000000 = L		ted to be Cha		l					

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

^{© 2011} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
D 444 a	-	54446		D 0.44 c	D # 44 a	5444	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Ur				U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STB	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STE	8<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
N/W-0	N/W-0	N/W-0			N/W-0	N/W-0	N/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	0<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	CNT<	9:8> (2)
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT•	<7:0> ⁽²⁾			
bit 7							bit 0
Logondi							
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 8		CS0: DMA CC								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0			
bit 15							bit 8			
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0			
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0			
bit 7	/ ////	/		/		/	bit (
Legend:		C = Clear onl	v bit							
R = Readable	hit	W = Writable	-	U = Unimplen	nented bit, rea	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown			
		1 – Dit 13 361			area		IOWIT			
bit 15	PWCOL7: C	hannel 7 Peripl	neral Write Co	llision Flag bit						
		lision detected								
		collision detect		Waise F lag hit						
bit 14		hannel 6 Peripl lision detected	heral write Co	ilision Flag bit						
		collision detect	ed							
bit 13				llision Flag bit						
	PWCOL5: Channel 5 Peripheral Write Collision Flag bit 1 = Write collision detected									
	0 = No write collision detected									
bit 12	PWCOL4: Channel 4 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
		collision detect								
bit 11	PWCOL3: Channel 3 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
bit 10		0 = No write collision detected								
	PWCOL2: Channel 2 Peripheral Write Collision Flag bit 1 = Write collision detected									
	0 = No write collision detected									
bit 9	PWCOL1: Channel 1 Peripheral Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write	collision detect	ed							
bit 8	PWCOL0: Channel 0 Peripheral Write Collision Flag bit									
	1 = Write collision detected 0 = No write collision detected									
bit 7				Iliaion Elog hit						
		XWCOL7: Channel 7 DMA RAM Write Collision Flag bit 1 = Write collision detected								
		collision detect	ed							
bit 6	XWCOL6: Channel 6 DMA RAM Write Collision Flag bit									
	1 = Write collision detected									
	0 = No write	collision detect	ed							
bit 5	XWCOL5: C	hannel 5 DMA	RAM Write Co	Ilision Flag bit						
		lision detected	1							
L:1. A		collision detect								
bit 4		hannel 4 DMA	KAM Write Co	niision Flag bit						
		lision detected collision detect	ed							

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1				
_	—	_	—		LSTC	H<3:0>					
oit 15							bit				
				.							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0 PPST0				
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST2 PPST1					
oit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown				
		(ada Daradara)									
bit 15-12 bit 11-8	-	ted: Read as ' : Last DMA Ch		nits							
511 11-0				ice system Res	et						
	1110-1000 =										
		0111 = Last data transfer was by DMA Channel 7									
		0110 = Last data transfer was by DMA Channel 6									
	0101 = Last data transfer was by DMA Channel 5										
	0100 = Last data transfer was by DMA Channel 4 0011 = Last data transfer was by DMA Channel 3										
	0011 = Last data transfer was by DMA Channel 30010 = Last data transfer was by DMA Channel 2										
	0001 = Last data transfer was by DMA Channel 1										
	0000 = Last c	data transfer w	as by DMA Ch	nannel 0							
bit 7	PPST7: Channel 7 Ping-Pong Mode Status Flag bit										
		B register sele A register sele									
bit 6		PPST6: Channel 6 Ping-Pong Mode Status Flag bit									
	1 = DMA6ST	B register sele A register sele	cted								
bit 5		nnel 5 Ping-Po		is Flag bit							
	1 = DMA5ST	B register sele	cted								
bit 4	 0 = DMA5STA register selected PPST4: Channel 4 Ping-Pong Mode Status Flag bit 										
	1 = DMA4STB register selected										
	0 = DMA4STA register selected										
bit 3	PPST3: Channel 3 Ping-Pong Mode Status Flag bit										
	1 = DMA3STB register selected 0 = DMA3STA register selected										
bit 2	PPST2: Channel 2 Ping-Pong Mode Status Flag bit										
	1 = DMA2ST	B register sele A register sele	cted								
bit 1		nnel 1 Ping-Po		is Flag bit							
-		B register sele	-								
		A register sele									
bit 0		-	ng Mode Statu	is Flag bit							
		B register sele	-								

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	it U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared	t	x = Bit is unkno	own

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

^{© 2011} Microchip Technology Inc.

NOTES:

9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304 dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to "Section 39. Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual' which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection
- · An auxiliary crystal oscillator for Audio DAC

A simplified diagram of the oscillator system is shown in Figure 9-1.





© 2011 Microchip Technology Inc.

9.1 CPU Clocking System

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> bits (CLKDIV<10:8>).

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.4 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 27.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripherals that need to operate at a frequency unrelated to the system clock such as a Digital-to-Analog Converter (DAC).

The Auxiliary Oscillator can use one of the following as its clock source:

- Crystal (XT): Crystal and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the SOCI and SOSCO pins.
- High-Speed Crystal (HS): Crystals in the range of 10 to 40 MHz. The crystal is connected to the SOSCI and SOSCO pins.
- External Clock (EC): External clock signal up to 64 MHz. The external clock signal is directly applied to SOSCI pin.

9.1.4 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$Fosc = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \bullet 32}{2 \bullet 2} \right) = 40MIPS$$

FIGURE 9-2: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 PLL BLOCK DIAGRAM



^{© 2011} Microchip Technology Inc.

TABLE 9-1. CONFIGURATION	BIT VALUES FOR C		.	
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
—		COSC<2:0>		—		NOSC<2:0> ⁽²⁾	
bit 15							bit 8
				- /			
R/W-0		R-0	U-0	R/C-0	U-0	R/W-0	R/W-0
	CK IOLOCK	LOCK	—	CF	—	LPOSCEN	OSWEN
bit 7							bit (
Legend:		y = Value set	from Configur	ation bits on	POR	C = Clea	r only bit
R = Reada	able bit	W = Writable	bit	U = Unimpl	emented bit, re	ad as '0'	·
n = Value	at POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkn	own
hit 1 <i>5</i>	Unimalomo	nted. Dood oo (,				
bit 15 bit 14-12	•	nted: Read as ' : Current Oscilla		hite (read-on	h <i>v</i>)		
л 14-12		RC oscillator (FR			iy)		
		RC oscillator (FR					
		Power RC oscilla		o by To			
		ndary oscillator (
		ry oscillator (XT,		PLL			
		ry oscillator (XT,					
		RC oscillator (FR					
		RC oscillator (FR	•				
bit 11	•	nted: Read as '		(2)			
bit 10-8		: New Oscillator					
		RC oscillator (FR RC oscillator (FR					
		Power RC oscilla		e-by-10			
		ndary oscillator (
		ry oscillator (XT,	,	PLL			
		ry oscillator (XT,					
		RC oscillator (FR					
		RC oscillator (FR					
bit 7		Clock Lock Enal		dischlad CC		SC (7(6)) 0601	
		witching is disab				SC<7:6>) = 0b01	
						by clock switching	g
bit 6		eripheral Pin Sel	-				-
	1 = Periphe	rial pin select is	locked, write	to peripheral	pin select regis	sters not allowed	
	0 = Periphe	rial pin select is	not locked, w	rite to periphe	eral pin select i	egisters allowed	
bit 5		Lock Status bit (• ·				
		s that PLL is in I				L is dischlad	
bit 4		s that PLL is out nted: Read as '0		up unier is ir	i piogress or P		
			-				
Note 1:	Writes to this regin the "dsPIC33F/	PIC24H Family	Reference Ma	a <i>nual"</i> (availa	able from the M	icrochip website)	for details.
2:	Direct clock switch This applies to clo mode as a transit	ock switches in e	either direction				

3: This register is reset only on a Power-on Reset (POR).

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- bit 3 CF: Clock Fail Detect bit (read/clear by application)
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** This register is reset only on a Power-on Reset (POR).

		D 447 4					
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0 DOZEN ⁽¹⁾	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN		FRCDIV<2:0>	L.:
pit 15							bit
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPC	ST<1:0>				PLLPRE<4:0	>	
bit 7							bit
			(nation bits on D	00		
Legend:	- F - F			ration bits on P		-1 (0)	
R = Readable		W = Writable		•	nented bit, rea		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	ROI: Recove	er on Interrupt b	it				
		=		the processor o	lock/peripheral	l clock ratio is se	t to 1.1
		ts have no effect					
bit 14-12	DOZE<2:0>	: Processor Clo	ck Reduction	Select bits			
	111 = Fcy/1						
	110 = FCY/6						
	101 = FCY/3						
	100 = FCY/1 011 = FCY/8	-					
	011 = FCY/8 010 = FCY/4						
	001 = FCY/2						
	000 = Fcy/1						
bit 11	DOZEN: DO	ZE Mode Enab	e bit ⁽¹⁾				
					ipheral clocks	and the process	or clocks
hit 10 0		or clock/periphe)>: Internal Fast			-		
bit 10-8			RC Oscillato	or Postscaler bit	5		
	111 = FRC (110 = FRC (divide by 256 divide by 64					
	101 = FRC (
	100 = FRC (
	011 = FRC (
	010 = FRC (divide by 4					
	001 = FRC (,					
		divide by 1 (defa		r Calaat hita (al	an depoted on	(NO' DLL posto	olor)
bit 7-6				er Select bits (al	so denoted as	'N2', PLL postso	caler)
	11 = Output 10 = Reserv						
	01 = Output						
	00 = Output						
bit 5	-	nted: Read as '	0'				
bit 4-0	-			it Divider bits (a	lso denoted as	s 'N1', PLL presc	aler)
-	11111 = Inp					, F	,
	•						
	•						
	•						
	00000 = 100	out/2 (default)					

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

^{© 2011} Microchip Technology Inc.

REGISTER	(9-3: PLLF)	BD: PLL FEE	DBACK DIV	ISOR REGIS	IER			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_	—	—	—	—	—	PLLDIV<8>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
			PLLD	IV<7:0>				
bit 7							bit 0	
Logondi								
Legend:	la hit	W = Writable	hi+		monted hit read			
R = Readable bit				U = Unimplemented bit, rea '0' = Bit is cleared		x = Bit is unknown		
-n = Value a	at POR	'1' = Bit is set		$0^{\circ} = Bit is cle$	ared	X = BIT IS UNF	known	
bit 15-9	Unimpleme	nted: Read as '	0'					
bit 8-0	-	>: PLL Feedbac		also denoted	as 'M'. PLL mu	tiplier)		
	111111111				,			
	•							
	•							
	•							
	000110000	= 50 (default)						
	•							
	•							
	•							
	00000010							
	00000001	-						
	000000000	= 2						

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER	9-4: 0501	UN: FRC OS	GILLATOR	UNING REG	19151EK/		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	_	—	—	_
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			TUN	<5:0> ⁽¹⁾		
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is$			iown
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾				
	111111 = C e	enter frequency	-0.375% (7.34	45 MHz)			
	•						
	•						
	•						
	100001 = Center frequency -11.625% (6.52 MHz) 100000 = Center frequency -12% (6.49 MHz) 011111 = Center frequency +11.625% (8.23 MHz) 011110 = Center frequency +11.25% (8.20 MHz)						

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER⁽²⁾

- 000001 = Center frequency +0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

REGISTERS	9-5: ACLP			ROL REGIST	ER		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	SELACLK	AOSC	MD<1:0>	A	PSTSCLR<2:0>	>
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
ASRCSEL		—	—	—	—	—	_
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-14	Unimpleme	nted: Read as '0)'				
bit 13	SELACLK:	Select Auxiliary (Clock Source	for Auxiliary C	lock Divider		
	1 = Auxiliary	Oscillators prov	ides the sour	ce clock for Au	xiliary Clock Di	vider	
	0 = PLL outp	out (Fvco) provid	es the source	e clock for the A	Auxiliary Clock	Divider	
bit 12-11	AOSCMD<1	:0>: Auxiliary Os	scillator Mode)			
		ernal Clock Mod					
		cillator Mode Sel cillator Mode Sel					
		ry Oscillator Disa					
bit 10-8		<2:0>: Auxiliary		Divider			
	111 = divide	•					
	110 = divide	,					
	101 = divide	•					
	100 = divide						
	011 = divide 010 = divide						
	001 = divide	•					
		ed by 256 (defaul	t)				
bit 7	ASRCSEL:	Select Reference	e Clock Sourc	ce for Auxiliary	Clock		
		Oscillator is the					
	0 = Auxiliary	Oscillator is the	Clock Source	e			

REGISTER 9-5: ACLKCON: AUXILIARY CONTROL REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

Unimplemented: Read as '0'

bit 6-0

9.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to Section 27.1 "Configuration Bits" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

 The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the status bits, LOCK (OSCCON<5>) and the CF (OSCCON<3>) are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

^{© 2011} Microchip Technology Inc.

NOTES:

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 9. Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE_MODE ; Put the device into IDLE mode

10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

bit 15 bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 Module Disable bit 1 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 Module Disable bit 1 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = DCI module is disabled 0 = 1 ² C1 module is disabled 0 = 1 ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 1 = C1MD: ECAN1 Module Disable bit 1 = C1MD: ECAN1 Module Disable bit	R/W-0	U-0	U-0	R/W-0
R/W-0 R/W-0 R/W-0 R/W-0 I2C1MD U2MD U1MD SPI2MD bit 7 Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 TSMD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is disabled 0 = Timer5 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled	T1MD	_	—	DCIMD
I2C1MD U2MD U1MD SPI2MD bit 7 Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 TSMD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART1 m				bit 8
bit 7 Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is disabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer2 module is enabled bit 12 T2MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I^2C1 module is disabled 0 = I^2C1 module is disabled 0 = I^2C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled	R/W-0	U-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer4 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = Timer1 module is disabled 0 = DCI module is enabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = I ² C1 module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module Disable bit	SPI1MD		C1MD	AD1MD
R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer4 module is enabled 0 = Timer3 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer3 module is disabled 0 = Timer2 module is disabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled <td></td> <td></td> <td></td> <td>bit 0</td>				bit 0
R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer4 module is enabled 0 = Timer3 module is disabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer3 module is disabled 0 = Timer2 module is disabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is disabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module Disable bit 1 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled <td></td> <td></td> <td></td> <td></td>				
bit 15 bit 15 T5MD: Timer5 Module Disable bit 1 = Timer5 module is disabled 0 = Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is disabled 0 = Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 Module Disable bit 1 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = DCI module is disabled 0 = 1 ² C1 module is disabled 0 = 1 ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI1 module is disabled 1 = C1MD: ECAN1 Module Disable bit	U = Unimplemer	nted bit, rea	id as '0'	
1 = Timer5 module is disabled 0 = Timer5 module is enabledbit 14T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabledbit 13T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabledbit 13T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 module is disabled 0 = DCI module is disabled 0 = UART2 module Disable bit 1 = U2C11 MOLIE Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI1 module is disabled d = SPI1 module is disabled	'0' = Bit is cleare		x = Bit is unkr	nown
0 = Timer5 module is enabled bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is disabled 0 = Timer3 module is enabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is disabled 0 = 1 ² C1 module is enabled 0 = 1 ² C1 module Disable bit 1 = 1 ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1				
bit 14 T4MD: Timer4 Module Disable bit 1 = Timer4 module is disabled 0 = Timer4 module is enabled bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabled bit 12 T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is disabled 0 = Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 Module Disable bit 1 = SPI2 Module Disable bit 1 = SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 1 = SP				
1 = Timer4 module is disabled 0 = Timer4 module is enabledbit 13T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled 0 = Timer3 module is enabledbit 12T2MD: Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabledbit 11T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 mod				
$0 = Timer4$ module is enabledbit 13 T3MD : Timer3 Module Disable bit $1 = Timer3$ module is disabled $0 = Timer3$ module is enabledbit 12 T2MD : Timer2 Module Disable bit $1 = Timer2$ module is disabled $0 = Timer2$ module is disabled $0 = Timer2$ module is enabledbit 11 T1MD : Timer1 Module Disable bit $1 = Timer1$ module is disabled $0 = DCI$ module is disabled $0 = DCI$ module is disabled $0 = DCI$ module is disabled $0 = 1^2C1$ module is disabled $0 = 1^2C1$ module is disabled $0 = UART2$ module Disable bit $1 = UART2$ module is disabled $0 = UART2$ module is disabled $0 = UART1$ module is disabled $0 = UART1$ module is disabled $0 = SPI2$ module is disabled $0 = SPI2$ module is disabled $0 = SPI2$ module is disabled $0 = SPI1$ module				
bit 13 T3MD: Timer3 Module Disable bit 1 = Timer3 module is disabled $0 = Timer3 module is enabledbit 12T2MD: Timer2 Module Disable bit1 = Timer2 module is disabled 0 = Timer2 module is enabledbit 11T1MD: Timer1 Module Disable bit1 = Timer1 module is enabledbit 10-9Unimplemented: Read as '0'bit 8DCIMD: DCI Module Disable bit1 = DCI module is disabled0 = DCI module is disabled0 = DCI module is enabledbit 7I2C1MD: I2C1 Module Disable bit1 = I2C1 module is disabled0 = I2C1 module is disabled0 = I2C1 module is enabledbit 6U2MD: UART2 Module Disable bit1 = UART2 module is disabled0 = UART2 module is disabled0 = UART1 module is disabledbit 5U1MD: UART1 Module Disable bit1 = UART1 module is disabled0 = UART1 module is disabled0 = SPI2 module is disabled0 = SPI2 module is disabledbit 3SPI1MD: SPI1 Module Disable bit1 = SPI1 module is disabled0 = SPI1 module is disabled0 = SPI1 module is disabled$				
1Image: Timer and the second state of th				
0 = Timer3 module is enabled bit 12 T2MD : Timer2 Module Disable bit 1 = Timer2 module is disabled 0 = Timer2 module is enabled bit 11 T1MD : Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD : DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = DCI module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = I ² C1 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD : SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
1 = Timer2 module is disabled 0 = Timer2 module is enabledbit 11T1MD: Timer1 Module Disable bit 1 = Timer1 module is disabled 0 = Timer1 module is enabledbit 10-9Unimplemented: Read as '0' bit 8DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = 1 ² C1 module Disable bit 1 = 1 ² C1 module is disabled 0 = 1 ² C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = SPI2 Module Disable bit 1 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is enabledbit 3CI1MD: ECAN1 Module Disable bit 1 = SPI2 module is enabled				
$0 = Timer2 module is enabled$ bit 11 $T1MD: Timer1 Module Disable bit$ $1 = Timer1 module is disabled$ $0 = Timer1 module is disabled$ $0 = Timer1 module is enabled$ bit 10-9 Unimplemented: Read as '0' bit 8 $DCIMD: DCI Module Disable bit$ $1 = DCI module is disabled$ $0 = DCI module is disabled$ $0 = DCI module is disabled$ bit 7 $I2C1MD: I^2C1 Module Disable bit$ $1 = I^2C1 module is disabled$ $0 = I^2C1 module is enabled$ bit 6 $U2MD: UART2 Module Disable bit$ $1 = UART2 module is disabled$ $0 = UART2 module is disabled$ bit 5 $U1MD: UART1 Module Disable bit$ $1 = UART1 module is disabled$ $0 = UART1 module is disabled$ bit 4 $SPI2MD: SPI2 Module Disable bit$ $1 = SPI2 module is disabled$ $0 = SPI1 module is disabled$ bit 3 $SPI1MD: SPI1 Module Disable bit$ $1 = SPI1 module is disabled$ bit 4 $C1MD: ECAN1 Module Disable bit$				
bit 11T1MD: Timer1 Module Disable bit $1 = Timer1$ module is disabled $0 = Timer1$ module is enabledbit 10-9Unimplemented: Read as '0'bit 8DCIMD: DCI Module Disable bit $1 = DCI$ module is disabled $0 = DCI$ module is disabled $0 = DCI$ module is enabledbit 7I2C1MD: I ² C1 Module Disable bit $1 = I^2C1$ module is enabledbit 6U2MD: UART2 Module Disable bit $1 = UART2$ module is enabledbit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART2$ module is disabled $0 = UART2$ module is disabled $0 = UART1$ module is disabled $0 = SPI2$ module is disabled $0 = SPI2$ module is disabled $0 = SPI1$ module is disabled bit 3bit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
1 = Timer1 module is disabled 0 = Timer1 module is enabledbit 10-9Unimplemented: Read as '0'bit 8DCIMD: DCI Module Disable bit 1 = DCI module is disabled 0 = DCI module is enabledbit 7I2C1MD: I ² C1 Module Disable bit 1 = I ² C1 module is disabled 0 = I ² C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled				
0 = Timer1 module is enabled bit 10-9 Unimplemented: Read as '0' bit 8 DCIMD: DCI Module Disable bit $1 = DCI module is disabled 0 = DCI module is enabled bit 7 I2C1MD: I2C1 Module Disable bit 1 = I2C1 module is disabled 0 = I2C1 module is enabled bit 6 U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled bit 3 C1MD: ECAN1 Module Disable bit $				
bit 10-9Unimplemented: Read as '0'bit 8DCIMD: DCI Module Disable bit $1 = DCI$ module is disabled $0 = DCI$ module is enabledbit 7I2C1MD: I ² C1 Module Disable bit $1 = I2C1$ module is disabled $0 = I2C1$ module is enabledbit 6U2MD: UART2 Module Disable bit $1 = UART2$ module is disabled $0 = UART2$ module is disabled $0 = UART2$ module is enabledbit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabled bit 3bit 2Unimplemented: Read as '0' bit 1c1MD: ECAN1 Module Disable bit				
bit 8DCIMD: DCI Module Disable bit $1 = DCI$ module is disabled $0 = DCI$ module is disabled $0 = DCI$ module is enabledbit 7I2C1MD: I ² C1 Module Disable bit $1 = I^2C1$ module is disabled $0 = I^2C1$ module is enabledbit 6U2MD: UART2 Module Disable bit $1 = UART2$ module is disabled $0 = UART2$ module is enabledbit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is disabled $0 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabledbit 3C1MD: ECAN1 Module Disable bit $1 = C1MD$: ECAN1 Module Disable bit				
1 = DCI module is disabled 0 = DCI module is enabledbit 7I2C1MD: I^2C1 Module Disable bit 1 = I^2C1 module is disabled 0 = I^2C1 module is enabledbit 6U2MD: UART2 Module Disable bit 1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled D = SPI1				
$0 = DCI \text{ module is enabled}$ bit 7 $I2C1MD: I^2C1 \text{ Module Disable bit}$ $1 = I^2C1 \text{ module is disabled}$ $0 = I^2C1 \text{ module is enabled}$ bit 6 $U2MD: UART2 \text{ Module Disable bit}$ $1 = UART2 \text{ module is disabled}$ $0 = UART2 \text{ module is enabled}$ bit 5 $U1MD: UART1 \text{ Module Disable bit}$ $1 = UART1 \text{ module is enabled}$ bit 4 $SPI2MD: SPI2 \text{ Module Disable bit}$ $1 = SPI2 \text{ module is enabled}$ bit 3 $SPI1MD: SPI1 \text{ Module Disable bit}$ $1 = SPI1 \text{ module is enabled}$ bit 4 bit 2 $Unimplemented: \text{ Read as '0'}$ bit 1 $C1MD: ECAN1 \text{ Module Disable bit}$				
bit 7I2C1MD: I^2C1 Module Disable bit $1 = I^2C1$ module is disabled $0 = I^2C1$ module is enabledbit 6U2MD: UART2 Module Disable bit $1 = UART2$ module is disabled $0 = UART2$ module is disabled $0 = UART2$ module is enabledbit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is disabled $0 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is enabledbit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
$1 = l^2C1$ module is disabled $0 = l^2C1$ module is enabledbit 6U2MD: UART2 Module Disable bit $1 = UART2$ module is disabled $0 = UART2$ module is enabledbit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is disabled $0 = SPI1$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is disabled bit 1 = SPI1 module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabled bit 1 = SPI1 module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is disabled bit 1 = SPI1 module is disabled $0 = SPI1$ module is disabled bit 2 Unimplemented: Read as '0' bit 1bit 2Unimplemented: Read as '0'bit 3C1MD: ECAN1 Module Disable bit				
$0 = I^2C1 \text{ module is enabled}$ bit 6 $U2MD: UART2 \text{ Module Disable bit}$ $1 = UART2 \text{ module is disabled}$ $0 = UART2 \text{ module is enabled}$ bit 5 $U1MD: UART1 \text{ Module Disable bit}$ $1 = UART1 \text{ module is disabled}$ $0 = UART1 \text{ module is enabled}$ bit 4 $SPI2MD: SPI2 \text{ Module Disable bit}$ $1 = SPI2 \text{ module is enabled}$ bit 3 $SPI1MD: SPI1 \text{ Module Disable bit}$ $1 = SPI1 \text{ module is enabled}$ bit 4 $CPI1 \text{ module is disabled}$ bit 3 $CPI1 \text{ module is disabled}$ $0 = SPI1 \text{ module is enabled}$ bit 4 $CPI1 \text{ module is disabled}$ $CPI1 \text{ module is disabled}$ bit 4 $CPI1 \text{ module is disabled}$ bit 2 $C1MD: ECAN1 \text{ Module Disable bit}$				
1 = UART2 module is disabled 0 = UART2 module is enabledbit 5U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabledbit 3SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is disabled bit 1 = SPI1 module is disabled 0 = SPI1 module is enabledbit 2Unimplemented: Read as '0' bit 1bit 1C1MD: ECAN1 Module Disable bit				
0 = UART2 module is enabled bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled 0 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
bit 5U1MD: UART1 Module Disable bit $1 = UART1$ module is disabled $0 = UART1$ module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is enabledbit 4SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is enabledbit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
1 = UART1 module is disabled 0 = UART1 module is enabled bit 4 SPI2MD: SPI2 Module Disable bit 1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
0 = UART1 module is enabledbit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is disabled $0 = SPI1$ module is enabledbit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
bit 4SPI2MD: SPI2 Module Disable bit $1 = SPI2$ module is disabled $0 = SPI2$ module is enabledbit 3SPI1MD: SPI1 Module Disable bit $1 = SPI1$ module is disabled $0 = SPI1$ module is enabledbit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
1 = SPI2 module is disabled 0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
0 = SPI2 module is enabled bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
bit 3SPI1MD: SPI1 Module Disable bit1 = SPI1 module is disabled0 = SPI1 module is enabledbit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
1 = SPI1 module is disabled 0 = SPI1 module is enabled bit 2 Unimplemented: Read as '0' bit 1 C1MD: ECAN1 Module Disable bit				
bit 2Unimplemented: Read as '0'bit 1C1MD: ECAN1 Module Disable bit				
bit 1 C1MD: ECAN1 Module Disable bit				
1 FCANIA medule is dischlad				
1 = ECAN1 module is disabled				
0 = ECAN1 module is enabled				
bit 0 AD1MD: ADC1 Module Disable bit				
1 = ADC1 module is disabled0 = ADC1 module is enabled				

© 2011 Microchip Technology Inc.

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
IC8MD	IC7MD		_	_	_	IC2MD	IC1MD
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	0-0	OC4MD	OC3MD	OC2MD	OC1MD
 bit 7	—	_	_	OC4IVID	OCSIVID	OCZIVID	bit
Lovordi							
Legend: R = Readab	lo hit	W = Writable	hit	U = Unimplem	onted hit read	1 25 '0'	
-n = Value a		'1' = Bit is se		$0^{\circ} = \text{Bit is clear}$		x = Bit is unkr	
			L		areu	x = Dit is uliki	IOWII
bit 15	IC8MD: Inpu	t Capture 8 Mc	dule Disable bi	t			
	•	oture 8 module					
	0 = Input Cap	oture 8 module	is enabled				
bit 14	IC7MD: Inpu	t Capture 2 Mc	dule Disable bi	it			
		oture 7 module					
hit 10 10		oture 7 module					
bit 13-10 bit 9	-	nted: Read as		4			
DIL 9	•	oture 2 module	odule Disable bi	it.			
		oture 2 module					
bit 8	IC1MD: Inpu	t Capture 1 Mc	dule Disable bi	it			
		oture 1 module oture 1 module					
bit 7-4		nted: Read as					
bit 3	-		• 4 Module Disab	le hit			
		• •	ule is disabled				
			ule is enabled				
bit 2	OC3MD: Out	put Compare	3 Module Disab	le bit			
			ule is disabled				
	•	•	ule is enabled				
bit 1			2 Module Disab	le bit			
			ule is disabled ule is enabled				
bit 0	•	•	l Module Disab	le hit			
		put oumpare	i iviouuit Disab				
	1 = Output C	• •	ule is disabled				

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	CMPMD	RTCCMD	PMPMD
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
CRCMD	DAC1MD	—		—	_	—	—
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable k	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15-11	Unimplement	ted: Read as '0	,				
bit 10	CMPMD: Con	nparator Module	e Disable bit				
		or module is dis					
	•	or module is en					
bit 9		CC Module Dis					
		dule is disabled dule is enabled	-				
bit 8		P Module Disab					
		ule is disabled					
		ule is enabled					
bit 7	CRCMD: CRC	C Module Disab	le bit				
	1 = CRC mod	ule is disabled					
	$0 = CRC \mod$	ule is enabled					
bit 6	DAC1MD: DA	C1 Module Dis	able bit				
		dule is disabled					
		dule is enabled					
bit 5-0	Unimplement	ted: Read as '0	,				

© 2011 Microchip Technology Inc.

NOTES:

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **"Section 10.** I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2011 Microchip Technology Inc.

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to "**Pin Diagrams**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the Analog-to-Digital (ADC) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-ofstate.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV0xFF00, W0; Configure PORTB<15:8> as inputsMOVW0, TRISBB; and PORTB<7:0> as outputsNOP; Delay 1 cyclebtssPORTB, #13; Next Instruction

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-16). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.




FIGURE 11-2: REMAPPABLE MUX




TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO) FUNCTION) ⁽¹⁾
---	----------------------------


Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
DCI Serial Data Input	CSDI	RPINR24	CSDIR<4:0>
DCI Serial Clock Input	CSCK	RPINR24	CSCKR<4:0>
DCI Frame Sync Input	COFS	RPINR25	COFSR<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-17 through Register 11-29). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
CSDO	01101	RPn tied to DCI Serial Data Output
CSCK	01110	RPn tied to DCI Serial Clock Output
COFS	01111	RPn tied to DCI Frame Sync Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4

TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

^{© 2011} Microchip Technology Inc.

11.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note: MPLAB[®] C30 provides built-in C language functions for unlocking the OSCCON register: __builtin_write_OSCCONL(value) __builtin_write_OSCCONH(value)

See MPLAB Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

11.7 Peripheral Pin Select Registers

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 16 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11 and PRINR18-RPINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	t and Output	Re	gister	valu	es can	only
	be	changed	if	the	IOL	_OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1		"Cont	rol	Reg	ister
	Loc	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	—	—		—
bit 15		·					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			INT2R<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

- •
- •
- •

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			T3CKR<4:0)>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_			T2CKR<4:0)>	
bit 7							bit
Legend:	1 - 1-14		L 14	11 11-1			
R = Readab		W = Writable		•	nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown
	T3CKR<4:0 11111 = Inp	nted: Read as ' >: Assign Timer out tied to Vss out tied to RP25		ock (T3CK) to t	he correspond	ding RPn pin	
	T3CKR<4:0 11111 = Inp	>: Assign Timer		ock (T3CK) to t	he correspond	ding RPn pin	
bit 15-13 bit 12-8	T3CKR<4:0 11111 = Inp 11001 = Inp • • • • 00001 = Inp	Sector States -: Assign Timer out tied to Vss		ock (T3CK) to t	he correspond	ding RPn pin	
bit 12-8	T3CKR<4:0 11111 = Inp 11001 = Inp • • • • 00001 = Inp 00000 = Inp	>: Assign Timer out tied to Vss out tied to RP25 out tied to RP1	3 External Clo	ock (T3CK) to t	he correspond	ding RPn pin	
bit 12-8	T3CKR<4:0 11111 = Inp 11001 = Inp	>: Assign Timer out tied to Vss out tied to RP25 out tied to RP1 out tied to RP0	3 External Clo				
bit 7-5	T3CKR<4:0 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimpleme T2CKR<4:0 11111 = Inp	>: Assign Timer out tied to Vss out tied to RP25 out tied to RP1 out tied to RP0 nted: Read as '	3 External Clo				
bit 12-8 bit 7-5	T3CKR<4:0 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimpleme T2CKR<4:0 11111 = Inp	 >: Assign Timer but tied to Vss but tied to RP25 but tied to RP1 but tied to RP0 nted: Read as ' >: Assign Timer but tied to Vss 	3 External Clo				
bit 12-8 bit 7-5	T3CKR<4:0 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimpleme T2CKR<4:0 11111 = Inp	 >: Assign Timer but tied to Vss but tied to RP25 but tied to RP1 but tied to RP0 nted: Read as ' >: Assign Timer but tied to Vss 	3 External Clo				

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	—	—			T5CKR<4:0:	>				
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
		_			T4CKR<4:0:					
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unknown				
bit 15-13	Unimplemen	ted: Read as	ʻ0'							
bit 12-8	T5CKR<4:0>	: Assign Time	5 External Cl	ock (T5CK) to t	he correspond	ing RPn pin				
	11111 = I npu	11111 = Input tied to Vss								
	11001 = Inpu	it tied to RP25								
	•									
	•									
	•									
	00001 = Inpu 00000 = Inpu									
bit 7-5	Unimplemen	ted: Read as	ʻ0'							
bit 4-0	T4CKR<4:0>	: Assign Time	4 External Cl	ock (T4CK) to t	he correspond	ing RPn pin				
	11111 = I npu	•		、 <i>,</i>	·					

. . . .

11001 = Input tied to RP25

00001 = Input tied to RP1 00000 = Input tied to RP0

•

REGISTER	11-5: RPIN	R7: PERIPHE	KAL PIN SE	LECTINPU	REGISTER	. /			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—	—			IC2R<4:0>				
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	—	—			IC1R<4:0>				
bit 7							bit (
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown		
	11001 = Inp • •	out tied to RP25							
	00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimpleme	nted: Read as '	0'						
bit 4-0	11111 = Inp 11001 = Inp •	Assign Input Ca out tied to Vss put tied to RP25	,	to the corresp	onding RPn pi	n			
		out tied to RP1 out tied to RP0							

REGISTER 11-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			IC8R<4:0>		
oit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	<u> </u>	<u> </u>			IC7R<4:0>		
oit 7							bit (
Legend: R = Readab	le hit	W = Writable	bit	II – I Inimplei	mented bit, rea	n' as he	
-n = Value a		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	
			- -				-
bit 15-13	Unimpleme	nted: Read as	'0'				
	-	n ted: Read as ' Assign Input Ca		to the correspo	onding RPn pir	n	
bit 15-13 bit 12-8	IC8R<4:0>:			to the correspo	onding RPn pir	n	
	IC8R<4:0>: 11111 = Inp	Assign Input Ca	apture 8 (IC8) 1	to the correspo	onding RPn pir	n	
	IC8R<4:0>: 11111 = Inp	Assign Input Ca ut tied to Vss	apture 8 (IC8) 1	to the correspo	onding RPn pir	n	
	IC8R<4:0>: 11111 = Inp	Assign Input Ca ut tied to Vss	apture 8 (IC8) 1	to the correspo	onding RPn pir	n	
	IC8R<4:0>: 11111 = Inp 11001 = Inp •	Assign Input Ca ut tied to Vss ut tied to RP25	apture 8 (IC8) 1	to the correspo	onding RPn pir	n	
	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1	apture 8 (IC8) 1	to the correspo	onding RPn pir	n	
bit 12-8	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	apture 8 (IC8) t	to the correspo	onding RPn pir	n	
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement	Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as	apture 8 (IC8) 1				
bit 12-8	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>:	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca	apture 8 (IC8) 1				
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>: 11111 = Inp	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca ut tied to VSS	apture 8 (IC8) 1 '0' apture 7 (IC7) 1				
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>: 11111 = Inp	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca	apture 8 (IC8) 1 '0' apture 7 (IC7) 1				
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>: 11111 = Inp	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca ut tied to VSS	apture 8 (IC8) 1 '0' apture 7 (IC7) 1				
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp • • • 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>: 11111 = Inp	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca ut tied to VSS	apture 8 (IC8) 1 '0' apture 7 (IC7) 1				
bit 12-8 bit 7-5	IC8R<4:0>: 11111 = Inp 11001 = Inp 00001 = Inp 00000 = Inp Unimplement IC7R<4:0>: 11111 = Inp 11001 = Inp •	Assign Input Ca ut tied to VSS ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as Assign Input Ca ut tied to VSS	apture 8 (IC8) 1 '0' apture 7 (IC7) 1				

REGISTER 11-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			OCFAR<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0

0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•

•

00001 = Input tied to RP1 00000 = Input tied to RP0

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	_	_			U1CTSR<4:()>				
oit 15	ŀ						bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—	<u> </u>	<u> </u>			U1RXR<4:0	>				
oit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
	•									
		• 00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimpleme	nted: Read as '	0'							
bit 4-0	U1RXR<4:0	>: Assign UAR	1 Receive (U	1RX) to the co	rresponding R	Pn pin				
		11111 = Input tied to Vss 11001 = Input tied to RP25								
	•									
	•									
	•									
		ut tied to RP1 ut tied to RP0								

REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_				U2CTSR<4:	0>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				U2RXR<4:0)>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkı	nown
	11001 = Inp •	out tied to RP25					
		out tied to RP1 out tied to RP0					
bit 7-5	Unimpleme	nted: Read as	ʻ0'				
bit 4-0	U2RXR<4:0	>: Assign UAR	T2 Receive (U	2RX) to the co	rresponding R	Pn pin	
		out tied to Vss out tied to RP25					
	•						
	•						
	•						
	00001 = Inp	out tied to RP1					

REGISTER 11-9: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

00000 = Input tied to RP0

© 2011 Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—			SCK1R<4:0>							
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
—					SDI1R<4:0:	>				
oit 7							bit C			
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	eared	x = Bit is unkr	s unknown			
		ut tied to Vss ut tied to RP25								
	•									
		ut tied to RP1 ut tied to RP0								
oit 7-5	Unimplemer	nted: Read as	0'							
bit 4-0	SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25									
	• •									
		ut tied to RP1 ut tied to RP0								

REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_			_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS1R<4:				
bit 7	bit 7						bit (
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared x = Bit is unkr			nown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0

00000 =Input tied to RP0

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	_			SCK2R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			SDI2R<4:0:		
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	-n = Value at POR '1' = Bit is set				eared	x = Bit is unkr	nown
	11111 = Inpu 11001 = Inpu •						
	00001 = lnpu 00000 = lnpu						
bit 7-5	Unimplement	ted: Read as '	כי				
bit 4-0	SDI2R<4:0>: 11111 = Inpu 11001 = Inpu •		ata Input (SD	I2) to the corre	esponding RPr	n pin	

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown		
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
Legend:							
bit 7							bit (
—	—	—	SS2R<4:				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
pit 15						bit 8	
—	_	—	_	_	—	—	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

bit 15-5 Unimplemented: Read as '0'

bit 4-0

00000 =Input tied to RP0

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—	—	CSCKR<4:0>							
bit 15							bit 8			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
					CSDIR<4:0:	>				
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimpler	nented bit, rea	nd as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is					ared	x = Bit is unkr	nown			
	•	ut tied to RP25								
	•	ut tied to RP1 ut tied to RP0								
bit 4-0	11111 = Inp	: Assign DCI Se ut tied to Vss ut tied to RP25	rial Data Inpu	it (CSDI) to the	e correspondin	g RPn pin				
	•									
	•									

REGISTER 11-15: RPINR25: PERIPHERAL PIN SELECT INPUT REGISTER 25

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	-
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	COFSR<4:0>				
bit 7		·		b			
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
•							

bit 15-5 Unimplemented: Read as '0'

bit 4-0

00000 =Input tied to RP0

REGISTER 11-16: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_		—		_	_
bit 15	it 15						bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—	C1RXR<4)>	
bit 7	pit 7						bit 0
Legend:							
R = Readable bit W = Writable b		bit U = Unimplemented bit		mented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0 C1RXR<4:0>: Assign ECAN1Receive (C1RX) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • 00001 = Input tied to RP1 00000 = Input tied to RP0

Note 1: This register is disabled on devices without an ECAN[™] module.

^{© 2011} Microchip Technology Inc.

REGISTER 11-17: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP1R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	RP0R </td <td></td> <td></td>				
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-18: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 11-19: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	_			RP5R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		-		10110	RP4R<4:0>		1,1110
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	
hit 15 10	Unimalamaa	ted: Dood oo "	o'				
bit 15-13	Unimplemen	ted: Read as '	U				

- bit 12-8 **RP5R<4:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-20: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-21: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP9R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	RP8R<4:0>				
bit 7							bit (
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-22: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 11-23: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			RP13R<4:0	>	
bit 15							bit 8
				5444			D 444 A
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP12R<4:0>				
bit 7							bit 0
Legend:							
-							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-13	Unimplomon	tod: Dood oo '	o'				
01110-13	Unimplemen	ted: Read as '	U				

bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-24: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-25:	RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8⁽¹⁾
-----------------	---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0
	—	—			RP17R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP16R<4:0>				
bit 7							bit (
Legend:							
R = Readable bit W = Writable b		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP17R<4:0>:** Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-26: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP18R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		Peripheral Ou	•	is Assigned to	RP19 Output F	Pin bits (see Tat	ole 11-2 for
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0		: Peripheral Ou	•	is Assigned to	RP18 Output F	Pin bits (see Tat	ble 11-2 for

Note 1: This register is implemented in 44-pin devices only.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP21R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP20R<4:0>				
bit 7							bit C
Legend:							
R = Readable bit W = Writable bi		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP20R<4:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-28: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	R/W-U	R/W-0			R/W-0
—	—	—			RP23R<4:0:	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	R/VV-U	R/W-U			R/W-0
—	—	—			RP22R<4:0:	>	
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is ur		x = Bit is unkr	known	
bit 15-13	Unimplemen	ted: Read as 'd)'				
bit 12-8		Peripheral Ou		n is Assigned to	RP23 Output	Pin bits (see Tat	ble 11-2 for

bit 7-5 Unimplemented: Read as '0'

Note 1: This register is implemented in 44-pin devices only.

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—			RP25R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP24R<4:0>				
bit 7						bit C	
Legend:							
R = Readable bit W = Writable b		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated timer	0	1	х
Synchronous counter	1	x	1
Asynchronous counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



© 2011 Microchip Technology Inc.

REGISTER	12-1: T1CO	N: TIMER1 C	ONTROL R	EGISTER					
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	_	TSIDL	—	—	—	—			
bit 15							bit 8		
11.0	D/M/ O	D/M/ O	DAMO	11.0	D/M/ O	D/M/ O	11.0		
U-0	R/W-0 TGATE	R/W-0	R/W-0 S<1:0>	U-0	R/W-0 TSYNC	R/W-0 TCS	U-0		
bit 7	TOALE		5<1.02		101110	100	bit (
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own		
bit 15	TON: Timer1								
	1 = Starts 16- 0 = Stops 16-								
bit 14	-	ted: Read as '	0'						
bit 13	TSIDL: Stop in Idle Mode bit								
		ue module ope module operat		device enters lo ode	lle mode				
bit 12-7		ted: Read as '							
bit 6	. TGATE: Timer1 Gated Time Accumulation Enable bit								
	When TCS = 1:								
	This bit is ignored.								
	$\frac{\text{When TCS} = 0}{1 = \text{Gated time accumulation enabled}}$								
		ne accumulation							
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescale Select bits								
	11 = 1:256								
	10 = 1:64 01 = 1:8								
	01 = 1.0 00 = 1.1								
bit 3	Unimplemen	ted: Read as '	0'						
bit 2	TSYNC: Timer1 External Clock Input Synchronization Select bit								
	When TCS = 1:								
	 Synchronize external clock input Do not synchronize external clock input 								
	0 = D0 not synchronize external clock input When TCS = 0:								
	This bit is ign								
bit 1	TCS: Timer1	Clock Source S	Select bit						
	1 = External o 0 = Internal c	clock from pin ⁻ lock (FCY)	Γ1CK (on the	rising edge)					
bit 0	Unimplemen	ted: Read as '	0'						

DECISTED 12-1. TICON TIMERI CONTROL DECISTER

13.0 TIMER2/3 AND TIMER4/5 FEATURE

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304 the of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to "Section 11. Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







© 2011 Microchip Technology Inc.

The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	х

13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a
	DMA data transfer.

13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit). For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-bit timer module can operate in one of the following modes:


- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.





^{© 2011} Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	—	TSIDL		_	_	—	_		
bit 15	·			· · ·			bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
	TGATE	TCKP		T32		TCS			
bit 7							bit		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit rea	d as '0'			
-n = Value a				'0' = Bit is clea		x = Bit is unkn	own		
				0 2000 0000		. 2010 01101	•••••		
bit 15	TON: Timerx	On bit							
	When T32 =	1 (in 32-bit Tim	er mode):						
		-bit TMRx:TMR							
	0 = Stops 32-bit TMRx:TMRy timer pair								
	When 132 = 1 = Starts 16	0 (in 16-bit Tim	er mode):						
	0 = Stops 16								
bit 14	-	nted: Read as '	0'						
bit 13	TSIDL: Stop	in Idle Mode bit	:						
		nue timer operation		rice enters Idle n	node				
bit 12-7	Unimplemer	nted: Read as '	0'						
bit 6	TGATE: Time	erx Gated Time	Accumulation	n Enable bit					
	<u>When TCS =</u> This bit is igr								
	When TCS =	When $TCS = 0$:							
		ne accumulation							
		ne accumulatio							
bit 5-4		>: Timerx Input	Clock Presca	le Select bits					
		11 = 1:256 prescale value							
	10 = 1:64 prescale value 01 = 1:8 prescale value								
	00 = 1:1 pres								
bit 3	T32: 32-bit T	ïmerx Mode Se	lect bit						
		nd TMRy form a nd TMRy form s		t timer					
bit 2	Unimplemer	nted: Read as '	0'						
bit 1	TCS: Timerx	Clock Source S	Select bit						
	1 = External	clock from TxC	K pin						
	0 = Internal o	clock (Fosc/2)							
		nted: Read as '							

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON ⁽²⁾		TSIDL ⁽¹⁾	_	_	_	—	_			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0			
	TGATE ⁽²⁾	TCKPS	<1:0> ⁽²⁾	—	—	TCS ⁽²⁾				
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own			
bit 15	TON: Timery	On hit(2)								
DIC 15	1 = Starts 16-									
	0 = Stops 16-bit Timerx									
bit 14	Unimplemen	ted: Read as 'd)'							
bit 13	TSIDL: Stop i	TSIDL: Stop in Idle Mode bit ⁽¹⁾								
		ue timer operat timer operation		vice enters Idle r e	node					
bit 12-7	Unimplemen	ted: Read as ')'							
bit 6	TGATE: Time	rx Gated Time	Accumulatio	n Enable bit ⁽²⁾						
	When TCS =									
	•	This bit is ignored.								
	$\frac{\text{When TCS} = 0}{1 = \text{Gated time accumulation enabled}}$									
		e accumulation								
bit 5-4				ale Select bits ⁽²⁾						
	11 = 1:256 pr	•								
		0 = 1:64 prescale value								
		1 = 1:8 prescale value								
	00 = 1:1 pres		. 1							
bit 3-2	•	ted: Read as '								
bit 1		Clock Source S								
		clock from TxCl	< pin							
	0 = Internal clock (Fosc/2) Unimplemented: Read as '0'									

REGISTER 13-2: TxCON: TIMER CONTROL REGISTER (x = 3 OR 5)

- **Note 1:** When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
 - 2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

NOTES:

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 12. Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)



© 2011 Microchip Technology Inc.

14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge 001 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode.)
	000 = Input capture module turned off

15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features the dsPIC33FJ32GP302/304. of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 13. Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault protection
- PWM mode with Fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



^{© 2011} Microchip Technology Inc.

15.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1: OUTPUT COMPARE MODES

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
 - 2: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

FIGURE 15-2: OUTPUT COMPARE OPERATION



DS70292E-page 198

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 OR 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	_	OCSIDL		—		—	_
bit 15							bit 8
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0
Legend:		HC = Cleared in	n Hardware	HS = Set in H	lardware		
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimpleme	nted: Read as '0	,				

bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
bit 3	OCTSEL: Output Compare Timer Select bit
	1 = Timer3 is the clock source for Compare x0 = Timer2 is the clock source for Compare x
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled

^{© 2011} Microchip Technology Inc.

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- · SDIx (serial data input)
- SDOx (serial data output)
- <u>SCK</u>x (shift clock input or output)
- SSx (active-low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

^{© 2011} Microchip Technology Inc.

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
SPIEN		SPISIDL		—		—	_		
bit 15							bit 8		
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0		
—	SPIROV	—		—	—	SPITBF	SPIRBF		
bit 7							bit		
Legend:		C = Clearable	bit						
R = Readable	e bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 15	SPIEN: SPIx 1 = Enables n 0 = Disables r	nodule and con	figures SCK	x, SDOx, SDIx a	and SSx as se	rial port pins			
bit 14	Unimplemen	ted: Read as '0)'						
bit 13	SPISIDL: Stop in Idle Mode bit								
		ue module oper module operation		device enters Id ode	le mode				
bit 12-7	Unimplemen	ted: Read as 'o)'						
bit 6	 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred 								
bit 5-2	Unimplemen	ted: Read as 'o)'						
bit 1	SPITBF: SPI>	k Transmit Buffe	er Full Status	s bit					
	0 = Transmit s Automatically		B is empty when CPU	full writes SPIxBUI SPIx module tra	,	U U	SPIxSR.		
bit 0	SPIRBF: SPI	x Receive Buffe	er Full Status	bit					
	1 = Receive of $0 = $ Receive is	complete, SPIxF	RXB is full						

REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_			DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾				
oit 15			Biodolit	DIGODO	MODEIO	OM	bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0> ⁽²⁾		PPRE<	<1:0> ⁽²⁾				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown				
bit 15-13	Unimpleme	nted: Read as '	0'								
bit 12	DISSCK: Dis	sable SCKx pin	bit (SPI Maste	er modes only)							
		SPI clock is disa		ctions as I/O							
		SPI clock is ena									
bit 11		sable SDOx pin									
		n is controlled by		functions as I/O							
bit 10			-	ect hit							
	MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits)										
		nication is byte-									
bit 9	SMP: SPIX D	SMP: SPIx Data Input Sample Phase bit									
	Master mode										
		ta sampled at er ta sampled at m									
	<u>Slave mode:</u>	-		Juput time							
	SMP must be cleared when SPIx is used in Slave mode.										
bit 8	CKE: SPIX (CKE: SPIx Clock Edge Select bit ⁽¹⁾									
				on from active c							
				on from Idle cloc	k state to activ	e clock state (see bit 6)				
bit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾										
	1 = <u>SSx</u> pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function										
bit 6	-	-			letteri						
		CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level									
				e state is a high							
bit 5	MSTEN: Ma	ster Mode Enab	le bit								
	1 = Master n										
	0 = Slave mo	ode									
Note 1: Th	ne CKE bit is no	ot used in the Fra	amed SPI mo	des. Program th	is bit to '0' for t	he Framed SP	'l modes				
	RMEN = 1).			ees. rogram in							
0											

SDIVCONA, SDIV CONTROL DECISTED 4 CIETED 16 2

- 2: Do not set both Primary and Secondary prescalers to the value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

^{© 2011} Microchip Technology Inc.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽²⁾ 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - .
 - - .
 - 000 = Secondary prescale 8:1
- bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)⁽²⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to the value of 1:1.
 - 3: This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—			—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
_			—		_	FRMDLY	—			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	oit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15		RMEN: Framed SPIx Support bit								
		SPIx support en		in used as fram	ne sync pulse ii	nput/output)				
		SPIx support dis								
bit 14	SPIFSD: Frame Sync Pulse Direction Control bit									
	1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master)									
bit 13	•	• •								
	FRMPOL: Frame Sync Pulse Polarity bit 1 = Frame sync pulse is active-high									
	,	nc pulse is acti	0							
bit 12-2	Unimplemen	ted: Read as '	0'							
bit 1	FRMDLY: Fra	ame Sync Pulse	e Edge Select	t bit						
	1 = Frame sy	nc pulse coinci	des with first	bit clock						
	•	nc pulse prece		ock						
bit 0	Unimplemen	ted: Read as '	0'							

This bit must not be set to '1' by the user application.

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

NOTES:

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 19. Inter-Integrated Circuit™ (l²C[™])" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I^2C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing


For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

17.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated. FIGURE 17-1: I^2C^{TM} BLOCK DIAGRAM (x = 1)



Downloaded from Arrow.com.

REGISTER	REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER									
R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	—	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7		I					bit C			
Legend:		U = Unimpler	nented bit, rea	d as '0'						
R = Readable	e bit	W = Writable		HS = Set in h	nardware	HC = Cleared	in hardware			
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15		he I2Cx modul			and SCLx pins a ed by port func	as serial port pir	าร			
bit 14		ted: Read as '			ed by port func					
bit 13	-	p in Idle Mode								
	1 = Discontin	ue module ope	eration when de		n Idle mode					
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch)									
	at beginning of If STREN = 0	., software car of slave transm :	nission. Hardwa	are clear at en	d of slave rece	elease clock). H ption. ear at beginning				
bit 11		e is enabled; a	al Managemer all addresses A	-	PMI) Enable bit					
bit 10	1 = I2CxADD	Slave Address is a 10-bit slav is a 7-bit slave	ve address							
bit 9	1 = Slew rate	able Slew Rate control disable control enable	ed							
bit 8	SMEN: SMbu 1 = Enable I/0	is Input Levels	bit Is compliant wi	th SMbus spe	cification					
bit 7	GCEN: Gene 1 = Enable in (module is	ral Call Enable	e bit (when ope general call ac eception)	•	slave) ived in the I2Cx	RSR				
bit 6	STREN: SCL Used in conju 1 = Enable sc	x Clock Stretcl nction with SC oftware or rece	n Enable bit (w	ching	as I ² C slave)					

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive) Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	1 = Enables Receive mode for I^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence 2 Repeated Start sequence
h it 0	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10			
bit 15							bit 8			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF			
bit 7	·					·	bit 0			
Legend:		U = Unimpler	nented bit, rea	ad as '0'		C = Clea	r only bit			
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HSC = Hardwa	are set/cleared			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15	(when operati 1 = NACK rec 0 = ACK rece	cknowledge Stang ng as I ² C™ m eived from slave ived from slave or clear at end	aster, applical ve e		ransmit operati	on)				
bit 14	1 = Master tra 0 = Master tra	insmit is in pro Insmit is not in	gress (8 bits - progress	ACK)		to master trans				
bit 13-11	Unimplemen	ted: Read as '	0'							
bit 10	BCL: Master	BCL: Master Bus Collision Detect bit								
	0 = No collisio	ision has beer on at detection of		-	peration					
bit 9	GCSTAT: General Call Status bit									
	0 = General c	all address wa all address wa when address	s not received		ess. Hardware c	lear at Stop det	ection.			
bit 8	ADD10: 10-bit Address Status bit									
	0 = 10-bit add	lress was mato lress was not r at match of 2r	natched	ched 10-bit ad	dress. Hardwa	re clear at Stop	detection.			
bit 7	IWCOL: Write Collision Detect bit									
	0 = No collisio	on	-		ause the I ² C mo usy (cleared by	-				
bit 6	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). I2COV: Receive Overflow Flag bit									
	0 = No overflo	w		-	still holding the s	-				
bit 5		Idress bit (whe								
	1 = Indicates 0 = Indicates	that the last by that the last by	rte received w rte received w	as data as device add	ress by reception of	slave byte.				
bit 4	0 = Stop bit w	that a Stop bit as not detecte	d last	ected last ed Start or Sto	n detected					

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

© 2011 Microchip Technology Inc.

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I^2C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_		—	—	—	_	AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		Bit is set '0' = Bit is cleared x = Bit is unknown		nown		

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

^{© 2011} Microchip Technology Inc.

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 17. UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- Support for sync and break characters
- Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



^{© 2011} Microchip Technology Inc.

REGISTER		DE: UARTx I		-						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN ⁽	¹⁾ —	USIDL	IREN ⁽²⁾	RTSMD	—	UEN	<1:0>			
bit 15							bit			
R/W-0 H0	C R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE		ABAUD	URXINV	BRGH	PDSEI		STSEL			
bit 7	LI BAOR	ABAOD	UIVAIN	BROIT	T DOLL	_<1.02	bit			
Legend:		HC = Hardwa	re cleared							
R = Readat	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	1 = UARTx is 0 = UARTx is minimal	s disabled; all l	IARTx pins are JARTx pins ar		UARTx as defin v port latches; U					
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	•	USIDL: Stop in Idle Mode bit								
	0 = Continue	nue module opera	tion in Idle mo	ode	dle mode					
bit 12		IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾								
		coder and dec coder and dec								
bit 11		RTSMD: Mode Selection for UxRTS Pin bit								
		in in Simplex n in in Flow Con								
bit 10	Unimplemen	ted: Read as '	0'							
bit 9-8		UEN<1:0>: UARTx Enable bits 11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches								
	10 = UxTX, U 01 = UxTX, U	IxRX, <u>UxCTS</u> a IxRX and UxR ⁻ nd UxRX pins a	nd UxRTS pir	ns are enabled nabled and use		ontrolled by po	rt latches			
bit 7	WAKE: Wake	-up on Start bi	t Detect Durin	g Sleep Mode	Enable bit					
		are on following	-	X pin; interrupt	generated on fa	alling edge; bit	cleared			
bit 6	LPBACK: UA	LPBACK: UARTx Loopback Mode Select bit								
		oopback mode k mode is disal								
bit 5	ABAUD: Auto	ABAUD: Auto-Baud Enable bit								
	before ot	aud rate meas her data; clear e measuremen	ed in hardwar	e upon comple	ter – requires re tion	eception of a Sy	ync field (55ł			
	Refer to Section 1 nformation on ena					Reference Man	<i>ual"</i> for			
2:	This feature is only	/ available for t	he 16x BRG r	node (BRGH =	= 0).					

REGISTER 18-1: UXMODE: UARTX MODE REGISTER

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

^{© 2011} Microchip Technology Inc.

REGISTER 1	8-2: UxSTA	A: UARTx STA	ATUS AND	CONTROL R	EGISTER						
R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1				
UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0				
URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA				
bit 7							bit				
Legend:		HC = Hardwar	re cleared			C = Clea	r only bit				
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15,13	UTXISEL<1:(0>: Transmissio	on Interrupt N	Iode Selection I	bits						
	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use										
	10 = Interrupt	t when a charac		erred to the Trar	nsmit Shift regist	ter, and as a re	sult, the				
		buffer become				register all to-	nomit				
	01 = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed										
				erred to the Trar	nsmit Shift regist	ter (this implies	s there is				
	at least of	one character o	pen in the tra	ansmit buffer)							
bit 14	UTXINV: Trar	nsmit Polarity In	version bit								
	$\frac{\text{If IREN} = 0}{1 = \text{UxTX Idle state is '0'}}$										
	0 = UxTX Idle state is 0										
	If $IREN = 1$:										
		coded UxTX Id	le state is '1'								
		coded UxTX Id									
bit 12	Unimplemen	ted: Read as 'o)'								
bit 11	UTXBRK: Transmit Break bit										
	1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bi										
	cleared by hardware upon completion 0 = Sync Break transmission disabled or completed										
bit 10	-			completed							
	UTXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled, UxTX pin controlled by UARTx										
	 1 = Transmit enabled, OXTX pin controlled by OARTX 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlle 										
	by port		-								
bit 9	UTXBF: Tran	smit Buffer Full	Status bit (re	ead-only)							
	 1 = Transmit buffer is full 0 = Transmit buffer is not full, at least one more character can be written 										
L'1 0					er can be writter	1					
bit 8		mit Shift Registe			ampty (the last	tranamiasian b	aa aamalata				
					s empty (the last is in progress or		as complete				
bit 7-6		0>: Receive Inte			1 3	•					
			•		ve buffer full (i.e	., has 4 data c	haracters)				
	10 = Interrupt	t is set on UxRS	SR transfer m	naking the recei	ve buffer 3/4 full	l (i.e., has 3 da	ta character				
			•		transferred fro	m the UxRSR	to the receiv				
	Dutter. H	Receive buffer h	as one or mo	bre characters.							

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 \rightarrow 0 transition) resets the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual" for

information on enabling the UART module for transmit operation.

^{© 2011} Microchip Technology Inc.

19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 21. Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode


The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame: It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.
- Error Frame: An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.
- Overload Frame: An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.
- Interframe Space: Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



19.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

19.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
	_	— CSIDL ABAT — REQ									
oit 15							bit 8				
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0				
	OPMODE<2:0>			CANCAP			WIN				
bit 7		-		0/110/11			bit				
							Dit				
Legend:		r = Bit is rese	rved								
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own				
			- 1								
bit 15-14 bit 13	Unimplemented: Read as '0' CSIDL: Stop in Idle Mode bit										
DIC 13	•			device enters Idl	e mode						
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 										
bit 12		ABAT: Abort All Pending Transmissions bit									
	1 = Signal all	transmit buffer	s to abort trai		borted						
bit 11	Reserved: D	o not use									
bit 10-8	REQOP<2:0>: Request Operation Mode bits										
	111 = Set Listen All Messages mode										
	110 = Reserved										
	101 = Reserved										
	100 = Set Configuration mode 011 = Set Listen Only Mode										
	010 = Set Loopback mode										
	001 = Set Disable mode										
	000 = Set No	ormal Operation	n mode								
bit 7-5	OPMODE<2:	0> : Operation	Mode bits								
	111 = Module is in Listen All Messages mode										
	110 = Reserved 101 = Reserved										
	101 = Reserved 100 = Module is in Configuration mode										
	011 = Module is in Listen Only mode										
		010 = Module is in Loopback mode									
	001 = Module is in Disable mode 000 = Module is in Normal Operation mode										
L:L 4			-	de							
bit 4	=	ted: Read as '		Contura Event [-noblo bit						
bit 3				Capture Event E nessage receive							
	0 = Disable Official		Seu UN CAN I	nessage receive	5						
bit 2-1		ited: Read as '	0'								
bit 0	-	ap Window Sel									
	1 = Use filter	-									

REGISTER 19	9-2: CiCTI	RL2: ECAN™	CONTROL	REGISTER 2	2				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
—	—	—			DNCNT<4:0	>			
bit 7							bit 0		
r									
Legend:		C = Writable b	bit, but only '	D' can be writter	n to clear the b	bit			
R = Readable b	oit	W = Writable	bit	it U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$					

bit 15-5	Unimplemented: Read as '0'
bit 4-0	DNCNT<4:0>: DeviceNet™ Filter Bit Number bits
	10010-11111 = Invalid selection
	10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

^{© 2011} Microchip Technology Inc.

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
_	—	_			FILHIT<4:0>					
t 15							bit			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
_				ICODE<6:0>	>					
it 7							bit			
egend:		C = Writable	bit, but only '(D' can be writter	n to clear the bit					
l = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
it 15-13	Unimplemen	ted: Read as '	0'							
it 12-8	FILHIT<4:0>:	: Filter Hit Num	ber bits							
		1 = Reserved								
	01111 = Filte	er 15								
	•									
	•									
	00001 = Filter 1									
	00000 = Filte									
it 7	=	ted: Read as '								
oit 6-0	ICODE<6:0>: Interrupt Flag Code bits									
	1000101-1111111 = Reserved 1000100 = FIFO almost full interrupt									
	1000011 = Receiver overflow interrupt									
	1000010 = Wake-up interrupt									
	1000001 = Error interrupt 1000000 = No interrupt									
	•									
	•									
	•									
		.11111 = Rese B15 buffer Inte								
	•									
	•									
	• 0001001 = RB9 buffer interrupt									
	0001000 = RB8 buffer interrupt 0000111 = TRB7 buffer interrupt									
		RB6 buffer inte								
		RB5 buffer inte RB4 buffer inte								
		RB3 buffer inte								
	0000010 = T	RB2 buffer inte	errupt							
	0000001 = T	RB1 buffer inte	errupt							

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>			—	—	—	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—			FSA<4:0>		
bit 7							bit C
<u> </u>							
Legend:			-		n to clear the bit		
R = Readable		W = Writable		•	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-13 bit 12-5 bit 4-0	111 = Reser 110 = 32 buf 101 = 24 buf 100 = 16 buf 011 = 12 buf 010 = 8 buffe 001 = 6 buffe 000 = 4 buffe Unimplement FSA<4:0>: F	fers in DMA RA fers in DMA RA fers in DMA RA fers in DMA RA ers in DMA RAN ers in DMA RAN ers in DMA RAN ers in DMA RAN ferd: Read as FIFO Area Start ad buffer RB31	AM AM AM AM M M M M O'	bits			

00001 = TX/RX buffer TRB1 00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
				FBF	°< 5:0>		
bit 15	•						bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
				FNR	B<5:0>		
bit 7							bit (
Legend:		C = Writable b	oit, but only '0'	can be writter	to clear the	bit	
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	011111 = F 011110 = F • • • • • • • • • • • • • • • • • • •	RB30 buffer	J'				
bit 5-0	-	FIFO Next Rea RB31 buffer RB30 buffer TRB1 buffer		er bits			

— bit 15 R/C-0	—	ТХВО	T)(D.D.								
R/C-0		17.00	TXBP	RXBP	TXWAR	RXWAR	EWARN				
							bit 8				
		D/C 0	11.0	D/C 0							
	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0				
IVRIF bit 7	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF bit (
Legend:					n to clear the bit						
R = Readable		W = Writable		•	mented bit, read						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15-14	Unimplemer	nted: Read as '	0'								
bit 13	•	smitter in Error		bit							
		ter is in Bus Of									
	0 = Transmi	tter is not in Bu	s Off state								
bit 12	TXBP: Trans	mitter in Error	State Bus Pas	sive bit							
		ter is in Bus Pa ter is not in Bus		9							
bit 11	RXBP: Rece	iver in Error Sta	ate Bus Passiv	/e bit							
	1 = Receiver	is in Bus Pass is not in Bus P	ive state								
bit 10				na hit							
	TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state										
	0 = Transmitter is not in Error Warning state										
bit 9	RXWAR: Receiver in Error State Warning bit										
		is in Error War is not in Error	•								
bit 8		WARN: Transmitter or Receiver in Error State Warning bit									
	1 = Transmit	ter or Receiver ter or Receiver	is in Error Sta	te Warning stat	te						
bit 7				-	olato						
Sit 7	IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred										
	0 = Interrupt Request has not occurred										
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit										
	1 = Interrupt Request has occurred										
	0 = Interrupt Request has not occurred										
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)										
	 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 										
	-	-									
bit 4	-	nted: Read as '									
bit 3		D Almost Full In Request has o		It							
		Request has n									
bit 2	•	Buffer Overflor		a bit							
SR 2		Request has o		ig on							
	•	Request has n									
bit 1	RBIF: RX Bu	Iffer Interrupt Fl	ag bit								
		Request has o									
	-	Request has n									
bit 0		ffer Interrupt Fla									
	1 = Interrupt	Request has o	ccurred								

© 2011 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
_	_	_	_	_	_	_	_					
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE					
bit 7							bit (
Legend:		C – Writable I	nit but only '()' can be writter	n to clear the bit							
R = Readab	le hit	W = Writable			mented bit, read	as 'O'						
-n = Value a		'1' = Bit is set		$0^{\circ} = \text{Bit is cle}$		x = Bit is unkr	own					
					area							
bit 15-8	Unimplemen	ted: Read as '	0'									
bit 7	•	d Message Rec		ot Enable bit								
	1 = Interrupt Request Enabled											
	0 = Interrupt Request not enabled											
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit											
	1 = Interrupt Request Enabled											
	0 = Interrupt Request not enabled											
bit 5		ERRIE: Error Interrupt Enable bit										
	1 = Interrupt Request Enabled											
	-	Request not en										
bit 4	•	ted: Read as '										
bit 3) Almost Full In		le bit								
	1 = Interrupt Request Enabled 0 = Interrupt Request not enabled											
bit 2		•		aabla bit								
	RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt Request Enabled											
	0 = Interrupt Request not enabled											
bit 1	•	RBIE: RX Buffer Interrupt Enable bit										
		Request Enable										
	0 = Interrupt I	Request not en	abled									
bit 0	TBIE: TX Buf	fer Interrupt Er	able bit									
	1 – Interrunt I	Request Enable	he									
		Request not en										

			•••••				
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit 0
Legend:		C = Writable bit.	. but only '	0' can be written to	clear the	bit	
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 19-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_			—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>			BRP<5:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = TQ = 2 x 1 x 1/FCAN

^{© 2011} Microchip Technology Inc.

R/W-x R/W-x <th< th=""><th>U-0</th><th>R/W-x</th><th>U-0</th><th>U-0</th><th>U-0</th><th>R/W-x</th><th>R/W-x</th><th>R/W-x</th></th<>	U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
R/W-x R/W-x <th< td=""><td>_</td><td>WAKFIL</td><td>_</td><td>_</td><td></td><td></td><td>SEG2PH<2:0></td><td></td></th<>	_	WAKFIL	_	_			SEG2PH<2:0>					
SEG2PHTS SAM SEG1PH-2:0> PRSEG-2:0> bit 7 bit 7 bit 7 bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' cn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown obit 15 Unimplemented: Read as '0' 0' = Bit is cleared x = Bit is unknown obit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up o a CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up o a CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up o a CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up oit 10-8 SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 0 = CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ 0 = CAN	oit 15					•		bit				
SEG2PHTS SAM SEG1PH-2:0> PRSEG-2:0> bit 7 bit bit U = Unimplemented bit, read as '0' cn = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit x = Bit is unknown bit 15 Unimplemented: Read as '0' bit x = Bit is unknown bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up bit 10-8 SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ • bit 10-8 SEG2PH-2:0>: Phase Segment 2 Time Select bit 1 = Freely programmable • 000 = Length is 1 x TQ • • • bit 6 SAM: Sampled force at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ • • • • • • • • 0000 = Length is 1 x												
bit 7 bi Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = Length is 1 x TQ 0 = Length is 1 x TQ 1 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ 0 = Length is 1 x TQ 0 = Length is 8 x TQ 0 = Length is 1 x TQ 0 = Length is 8 x TQ 0 = Len			R/W-x			R/W-x		R/W-x				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 1 = CAN bus line filter is not used for wake-up 0 = Length is 1 x TQ 0 = Length is 1 x TQ 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Length is 1 x TQ 0 = Length is 1 x TQ 0 = Length is 1 x TQ 0 = Length is 8 x TQ		SAM		SEG1PH<2:0>	>		PRSEG<2:0>					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' I' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = Length is 1 x TQ 0 = Length is 1 x TQ 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Use line is 1 x TQ 0 = Use line is 1 x TQ 0 = Use line is 1 x TQ 0 = Usen	bit 7							bit				
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = Length is 1 x TQ 0 = East filter for wake-up 0 = Bus line is sampled once at the sample point = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point = Bus line is at x TQ 0 = 0 0 = Length is 1 x TQ 0 = 0 PRSEG-2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ I11 = Length is 8 x TQ <td>Legend:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Legend:											
bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ • • • • • • • • • • • • • • • • • • •	R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'					
bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 111 Unimplemented: Read as '0' SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ 000 = Length is 1 x TQ	-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 111 Unimplemented: Read as '0' SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ 000 = Length is 1 x TQ												
<pre>1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled note at the sample point 0 = Bus line is 8 x TQ</pre>												
 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ . .<	bit 14				/ake-up bit							
 bit 13-11 Unimplemented: Read as 'o' bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 1 x TQ PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ 				•								
bit 10-8 SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ	hit 40 44				ə-up							
<pre>111 = Length is 8 x TQ</pre>		=										
 o00 = Length is 1 x TQ bit 7 SEG2PHTS: Phase Segment 2 Time Select bit Freely programmable Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit Bus line is sampled three times at the sample point Bus line is sampled once at the sample point Bus line is sampled once at the sample point Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits Line Length is 1 x TQ 000 = Length is 1 x TQ bit 2-0 PRSEG<2:0>: Propagation Time Segment bits Line Length is 8 x TQ 	DIT 10-8	-										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		$\perp \perp \perp = \text{Lengtn is 8 x IQ}$										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		•										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •												
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		•										
<pre>1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ</pre>	h.i. 7											
 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 1 = Length is 8 x TQ 0	DIT 7	-										
bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • • •												
<pre>1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 111 = Length is 8 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ</pre>	hit 6											
<pre>0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • • • • • • • • • • • • • • • • • • •</pre>	DIT O											
bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ •												
<pre>111 = Length is 8 x TQ bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ</pre>	bit 5-3											
• • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •												
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •												
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		•										
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		•										
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		000 = Lenat	h is 1 x To									
111 = Length is 8 x TQ • •	bit 2-0	-		Time Seamen	t bits							
•												
• • 000 = Length is 1 x To		•										
• 000 = Length is 1 x To		•										
000 = Length is 1 x To		•										
		0.00 = 1 enated	h is 1 x To									

REGISTER 19-11:	CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER
-----------------	---

		-			-	-	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit		

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BP<	<3:0>		F2BP<3:0>			
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F1BP<	<3:0>		F0BP<3:0>					
bit 7							bit 0		

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer
	1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10,000		9<3:0>	10,000	1,7,10		<3:0>	1.717 0
bit 15	I / Dr	<0.02			I ODI	<0.02	bit 8
DIL 15							DILC
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F5BP<3:0>					F4BP	<3:0>	
bit 7				•			bit 0
Legend:		C = Writable b	oit, but only '0'	can be written	to clear the bit		
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-12	F7BP<3:0>:	RX Buffer mask	k for Filter 7				
	1111 = Filte	r hits received ir	NRX FIFO buf	fer			
	1110 = Filte	r hits received ir	n RX Buffer 14				
	•						
	•						
	•						
	• 0001 = Filte	r hits received ir	n RX Buffer 1				
		r hits received ir r hits received ir					
bit 11-8	0000 = Filte		n RX Buffer 0	ame values as	bit 15-12)		

REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer mask for Filter 4 (same values as bit 15-12)
DIL 3-0	

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0 F11BP	R/W-0 <3:0>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F11BP	<3:0>							
	F11BP<3:0>			F10BP<3:0>				
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F9BP<	<3:0>			F8BI	> <3:0>			
						bit 0		
	C = Writable	oit, but only '0	' can be written	to clear the b	it			
Legend:C = Writable bit, but only '0'R = Readable bitW = Writable bit				U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
1111 = Filter 1110 = Filter • • 0001 = Filter	hits received ir hits received ir hits received ir	n RX FIFO bu n RX Buffer 14 n RX Buffer 1	ffer					
) (same values	as bit 15-12)				
				,				
	F9BP< Dit OR F11BP<3:0>: 1111 = Filter 1110 = Filter 0001 = Filter 0000 = Filter F10BP<3:0>: F9BP<3:0>: F	F9BP<3:0> C = Writable I Dit W = Writable OR '1' = Bit is set F11BP<3:0>: RX Buffer mass 1111 = Filter hits received ir 1110 = Filter hits received ir 0001 = Filter hits received ir 0000 = Filter hits received ir F10BP<3:0>: RX Buffer mass F9BP<3:0>: RX Buffer mass	F9BP<3:0> C = Writable bit, but only '0 Dit W = Writable bit OR '1' = Bit is set F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO bu 1110 = Filter hits received in RX Buffer 14 0001 = Filter hits received in RX Buffer 14 0000 = Filter hits received in RX Buffer 14 0000 = Filter hits received in RX Buffer 16 F10BP<3:0>: RX Buffer mask for Filter 10 F9BP<3:0>: RX Buffer mask for Filter 9 (st	F9BP<3:0> C = Writable bit, but only '0' can be written Dit W = Writable bit U = Unimplen OR '1' = Bit is set '0' = Bit is clear F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0 F10BP<3:0>: RX Buffer mask for Filter 10 (same values second received and second receives a	F9BP<3:0> F8BI C = Writable bit, but only '0' can be written to clear the bit U = Unimplemented bit, rea OR '1' = Bit is set '0' = Bit is cleared F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • • 0001 = Filter hits received in RX Buffer 1	F9BP<3:0> F8BP<3:0> C = Writable bit, but only '0' can be written to clear the bit bit W = Writable bit DR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • <t< td=""></t<>		

IN LOID I LIN	13-13. CIDO					REGISTER	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F15B	P<3:0>			F14B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F13BP<3:0>					F12B	P<3:0>	
bit 7							bit C
Legend: C = Writable bit			oit, but only '0	' can be written	to clear the bi	t	
R = Readabl	le bit	W = Writable	bit	it U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	1111 = Filte	>: RX Buffer master hits received in ar hits received in ar hits received in	RX FIFO buf	fer			
•							
	•						
	0001 = Filte	er hits received ir	n RX Buffer 1				

REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

	0000 = Filter hits received in RX Buffer 0
bit 11-8	F14BP<3:0>: RX Buffer mask for Filter 14 (same values as bit 15-12)

bit 7-4	F13BP<3:0>: RX Buffer mask for Filter 13 (same values as bit 15-12)
DIL 7-4	FIGERSOLUS. RA Dullet mask for Filter 15 (same values as bit 15-12)

bit 3-0	F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

^{© 2011} Microchip Technology Inc.

	n (n =	0-15)	ACCEL 1				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15		·				• •	bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SIDO	_	EXIDE	_	EID17	EID16
bit 7	0.2.1	0.20					bit 0
Logondi		C Writchla	thut only 10	V oon ho writtor	to close the hi	+	
Legend:	- h:4)' can be writter			
	$R = Readable bit \qquad W = Writable bit \qquad U = Unimplemented bit, read as '0'$						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-5	SID<10:0>: S	Standard Identif	ier bits				
	0			' to match filter ' to match filter			
bit 4	-	ted: Read as '					
bit 3	•	nded Identifier I					
	If MIDE = 1:						
	1 = Match on	lv messages w	ith extended i	dentifier addres	sses		
				dentifier addres			
	If MIDE = 0:						
	Ignore EXIDE	bit.					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	EID<17:16>:	Extended Iden	tifier bits				

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-16: CIRXFnSID: ECAN™ ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER

	n (n = 1	0-15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

REGISTER 19-17: CIRXFnEID: ECAN[™] ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n (n = 0-15)

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
<<1:0>	F6MSł	< <1:0>	F5MS	K<1:0>	F4MSł	<<1:0>
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
< <1:0>	F2MSł	<<1:0>	F1MS	K<1:0>	F0MSł	<<1:0>
						bit 0
	<<1:0> R/W-0	<<1:0> F6MSI R/W-0 R/W-0	K<1:0> F6MSK<1:0> R/W-0 R/W-0 R/W-0	K<1:0> F6MSK<1:0> F5MS R/W-0 R/W-0 R/W-0 R/W-0	K<1:0> F6MSK<1:0> F5MSK<1:0> R/W-0 R/W-0 R/W-0 R/W-0	K<1:0> F6MSK<1:0> F5MSK<1:0> F4MSF R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$			

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15MSK<1:0>		F14MS	K<1:0>	F13MSK<1:0>		F12MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<<1:0>
bit 7		•		•			bit 0
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bit		
R = Readabl	e bit	W = Writable bit		U = Unimpler	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		nown
bit 15-14	11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta	ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contair gisters contair gisters contair	n mask n mask n mask			
bit 13-12		0>: Mask Sourc		•			
bit 11-10		0>: Mask Sourc			,		
bit 9-8		0>: Mask Sourc			-		
bit 7-6		0>: Mask Sourc		•	,		
bit 5-4	F10MSK<1:	0>: Mask Sourc	e for Filter 10	bit (same value	es as bit 15-14)	1	
bit 3-2	F9MSK<1:0	>: Mask Source	for Filter 9 bi	t (same values	as bit 15-14)		

REGISTER 19-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

		STER n (n = 0^{-1}					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	MIDE	_	EID17	EID16
bit 7	•	1 1					bit 0
Legend:		C = Writable b	oit, but only '0	' can be writter	n to clear the bi	t	
R = Readable	e bit	W = Writable b	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15-5	1 = Include b	Standard Identifi it SIDx in filter c s don't care in f	omparison	son			
bit 4	Unimplemen	ted: Read as '0)'				
bit 3	MIDE: Identif	ier Receive Mod	de bit				
	0 = Match eit	ly message type her standard or ilter SID) = (Mes	extended ad	dress message	e if filters match		DE bit in filter
bit 2	Unimplemen	ted: Read as '0)'				
bit 1-0	EID<17:16>:	Extended Ident	ifier bits				

REGISTER 19-20: CIRXMnSID: ECAN™ ACCEPTANCE FILTER MASK STANDARD IDENTIFIER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

R/W-x

EID11

R/W-x

EID10

R/W-x

EID9

R/W-x

EID8

bit 8

REGISTER 19-21: CIRXMnEID: ECAN™ ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER

R/W-x

EID12

Legend:	C = Writable bit, but c	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

R/W-x

EID14

1 = Include bit EIDx in filter comparison

1 = Include bit EIDx in filter comparison 0 = Bit EIDx is don't care in filter comparison

REGISTER n (n = 0-2)

R/W-x

EID13

0 = Bit EIDx is don't care in filter comparison

R/W-x

EID15

bit 15

^{© 2011} Microchip Technology Inc.

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

REGISTER 19-22: CIRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend: C = Writable b		oit, but only '0'	can be writter	n to clear the bit			
R = Readable bit W = Writable b			bit	U = Unimpler	mented bit, read	as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 19-24: CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-25: CiRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

^{© 2011} Microchip Technology Inc.

REGISTER 19-26: CiTRmnCON: ECAN™ TX/RX BUFFER m CONTROL REGISTER

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	l<1:0>			
bit 15							bit 8			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF				
bit 7							bit (
Legend:		C = Writable b	oit, but only '0'	can be written	to clear the bit					
R = Readabl	le bit	W = Writable	•		nented bit, read	as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15-8	See Definitior	n for Bits 7-0, C	ontrols Buffer	n						
bit 7	TXENm: TX/	RX Buffer Selec	ction bit							
		1 = Buffer TRBn is a transmit buffer								
		Bn is a receive								
bit 6	TXABTm: Me	TXABTm: Message Aborted bit ⁽¹⁾								
	1 = Message 0 = Message	was aborted completed tran	smission succ	essfully						
bit 5	TXLARBm: N	XLARBm: Message Lost Arbitration bit ⁽¹⁾								
	1 = Message	lost arbitration	while being se	nt						
		did not lose arl								
bit 4		TXERRm: Error Detected During Transmission bit ⁽¹⁾								
		 1 = A bus error occurred while the message was being sent 0 = A bus error did not occur while the message was being sent 								
				sage was bei	ng sent					
bit 3		TXREQm: Message Send Request bit 1 = Requests that a message be sent. The bit automatically clears when the message is successfully								
	sent	C			-	the message i	s successfull			
	0 = Clearing t	the bit to '0' wh	ile set requests	s a message a	bort					
bit 2		RTRENm: Auto-Remote Transmit Enable bit								
		emote transmit emote transmit								
bit 1-0		>: Message Tra	,							
		message priori								
		ermediate mes								
	0	ermediate mess	0.0							
	00 = Lowest									

Note 1: This bit is cleared when the TXREQ bit is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

19.4 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 19-1: ECAN[™] MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

BUFFER 19-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0		D AA/	D 444	5 4 4 4
	00	0-0	R/W-x	R/W-x	R/W-x	R/W-x
_	_		EID17	EID16	EID15	EID14
						bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID12	EID11	EID10	EID9	EID8	EID7	EID6
					•	bit 0
				R/W-x R/W-x R/W-x	R/W-x R/W-x R/W-x R/W-x	R/W-x R/W-x R/W-x R/W-x R/W-x

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

^{© 2011} Microchip Technology Inc.

BUFFER 19-3	3: ECAN	MESSAGE	BUFFER	NORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-10 bit 9	RTR: Remote	tended Identifie Transmission will request rer	Request bit	ssion			
bit 8	RB1. Reserve	-					

BUFFER 19-3: ECAN™ MESSAGE BUFFER WORD 2

bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 19-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 0			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 **Byte 1<15:8>:** ECAN[™] Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 2			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 4			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow				nown			

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 6			
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	_	—			FILHIT<4:0>(1)		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_	—	_			
bit 7							bit 0	
Legend:								
R = Readable b	it	W = Writable I	oit	U = Unimplen	nented bit, read	t, read as '0'		
-n = Value at PC)R	'1' = Bit is set	-			x = Bit is unkr	nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: These bits are only written by the module for receive buffers, and are unused for transmit buffers.

20.1

DATA CONVERTER 20.0 **INTERFACE (DCI) MODULE**

- Note 1: This data sheet summarizes the features the dsPIC33FJ32GP302/304 of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 20. Data Converter Interface (DCI)" (DS70288) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/

X04, and dsPIC33FJ128GPX02/X04 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

· Framed Synchronous Serial Transfer (Single or Multi-Channel)

Module Introduction

- Inter-IC Sound (I²S) Interface
- · AC-Link Compliant mode
- The DCI module provides the following general features:
- Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- · Data buffering for up to 4 samples without CPU overhead




FIGURE 20-1: DCI MODULE BLOCK DIAGRAM

REGISTER	20-1: DCICC	DN1: DCI CO	NTROL RE	GISTER 1			
R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DCIEN		DCISIDL	_	DLOOP	CSCKD	CSCKE	COFSD
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
UNFM	CSDOM	DJST		—	—	COFS	M<1:0>
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 15	DCIEN: DCI	Module Enable	bit				
	1 = Module is 0 = Module is						
bit 14	Unimplemer	ted: Read as '	0'				
bit 13	-	CI Stop in Idle C					
		vill halt in CPU I					
L:40		vill continue to c	-	'U Idle mode			
bit 12	-	ted: Read as '		b :4			
bit 11	•	ital Loopback N		SDI and CSDO	nine internally	connected	
	•	opback mode i			pins internally	connected.	
bit 10	CSCKD: San	nple Clock Dire	ction Control	bit			
		n is an input wh					
bit 9	-	n is an output w		dule is enabled			
Dit 9		nple Clock Edge nges on serial (edge, sampled o	n serial clock ri	isina edae	
				dge, sampled o			
bit 8	COFSD: Frai	me Synchroniza	ation Directio	n Control bit			
		n is an input wh n is an output w					
bit 7	•	rflow Mode bit					
	1 = Transmit		en to the tran	smit registers o	n a transmit un	derflow	
bit 6		ial Data Output					
	1 = CSDO pi	n will be tri-state	ed during dis	abled transmit t transmit time sl			
bit 5		ata Justification			010		
				n during the san	ne serial clock o	cycle as the fra	me
		nization pulse					
		-	-	n one serial cloc	k cycle after fra	ame synchroniz	ation pulse
bit 4-2	•	ted: Read as '					
bit 1-0	11 = 20-bit A	>: Frame Sync	IVIOUE DITS				
	11 = 20-bit A 10 = 16-bit A						
	01 = I²S Fra r	me Sync mode					
	00 = Multi-Ch	nannel Frame S	ync mode				

REGISTER 20-1: DCICON1: DCI CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
_	_	_		BLEN	l<1:0>	_	COFSG3
bit 15		•					bit 8
R/W-0							R/W-0
	COFSG<2:0> — WS<3:0>						
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-12	Unimpleme	ented: Read as '	0'				
bit 11-10	BLEN<1:0>	: Buffer Length (Control bits				
		ata words will be		ween interrupts			
		data words will b			s		
		ata words will be					
		ata word will be t		een interrupts			
bit 9	-	ented: Read as '					
bit 8-5		D>: Frame Sync		ontrol bits			
	1111 = Data	a frame has 16 v	vords				
	•						
	•						
	•						
		a frame has 3 wo					
		a frame has 2 wo a frame has 1 wo					
bit 4							
	-	ented: Read as '					
bit 3-0		OCI Data Word S					
		a word size is 16	DIIS				
	•						
	- 0100 - Dot	a word size is 5 t	nite				
		a word size is 4 k					
		alid Selection. D		nexpected resul	ts may occur.		
	0001 = 1003	alid Selection.	o not use. U	nexpected resul	ts may occur.		

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	_		BCG	i<11:8>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BCG	6<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0							
_	_	_	_		SLOT	-								
bit 15							bit							
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0							
				ROV	RFUL	TUNF	TMPTY							
bit 7							bit							
Legend:														
R = Readab	le bit	W = Writable	hit	II – I Inimpler	nented bit, read	l ac 'O'								
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	าดพท							
bit 15-12	Unimplement	ted: Read as '	0'											
bit 11-8	SLOT<3:0>: [OCI Slot Status	s bits											
	1111 = Slot 15 is currently active													
	•													
	•													
	•													
	0010 = Slot 2													
	0001 = Slot 1 0000 = Slot 0													
bit 7-4	Unimplement	•												
bit 3	ROV: Receive													
Sit O				t least one rece	ive register									
	0 = A receive													
	RFUL: Receive Buffer Full Status bit													
bit 2	RFUL: Receiv	e Buffer Full S	status dit		1 = New data is available in the receive registers									
bit 2	1 = New data	is available in	the receive re	egisters										
	1 = New data 0 = The receiv	is available in /e registers ha	the receive reveloced the receive reveloced the	•										
	1 = New data 0 = The receiv TUNF: Transn	is available in /e registers ha nit Buffer Unde	the receive re ve old data erflow Status I	bit										
	1 = New data 0 = The receiv TUNF: Transn 1 = A transmit	is available in /e registers ha nit Buffer Unde : underflow has	the receive re ve old data erflow Status I s occurred for	bit at least one tra	ansmit register									
bit 1	1 = New data 0 = The receiv TUNF: Transn 1 = A transmit 0 = A transmit	is available in ve registers ha nit Buffer Unde underflow has underflow has	the receive re ve old data erflow Status I s occurred for s not occurred	bit at least one tra	ansmit register									
	1 = New data 0 = The receiv TUNF: Transn 1 = A transmit	is available in ve registers ha nit Buffer Unde underflow has underflow has smit Buffer Em	the receive re ve old data erflow Status I s occurred for s not occurred pty Status bit	bit at least one tra	ansmit register									

REGISTER 20-4: DCISTAT: DCI STATUS REGISTER

Legend:R = Readable bitW = Writable bit				nented bit, read			
bit 7							bit 0
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DIL 15							DIL O
bit 15							bit 8
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R = Readable bit	vv = vvritable bit	$\mathbf{U} = \mathbf{U}$ nimplemented bit, read as \mathbf{U}		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
bit 15		-		-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0
bit 7			-			bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit

21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 16. Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 21-1 and Figure 21-2.

21.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority

21.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.


The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.










© 2011 Microchip Technology Inc.

FIGURE 21-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
ADON		ADSIDL	ADDMABM	—	AD12B	FORM	1<1:0>			
bit 15							bit 8			
DAMO	DANIO	DANIO		DAMO	DAMO	DAMO	D/0.0			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0 HC,HS	R/C-0 HC, HS			
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE			
bit 7							bit			
Legend:		HC = Cleared	l by hardware	HS = Set by	hardware	C = Clea	ar only bit			
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	ADON: ADC									
	$1 = ADC \mod 0 = ADC is of$		ng							
bit 14	Unimplemen		ʻo'							
bit 13	ADSIDL: Stop									
bit 15			eration when d	evice enters lo	lle mode					
			ation in Idle mod							
bit 12	ADDMABM:	DMA Buffer B	uild Mode bit							
			n in the order of				ss to the DM			
			e as the addres				ather addres			
			ased on the inde							
bit 11	Unimplemen	ted: Read as	ʻ0'							
bit 10	AD12B: 10-Bit or 12-Bit Operation Mode bit									
	1 = 12-bit, 1- 0 = 10-bit, 4-		•							
bit 9-8	FORM<1:0>:	Data Output F	Format bits							
	For 10-bit ope									
	-		T = sddd ddd), where $s = .NC$)T.d<9>)				
	10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>)									
	01 = Signed integer(DOUT = 0000 00 dd dd d dd d d d									
	For 12-bit operation:									
	11 = Signed fractional (DOUT = sddd dddd dddd 0000, where s = .NOT.d<11>)									
	10 = Fractional (Dout = dddd dddd dddd 0000) 01 = Signed Integer (Dout = ssss sddd dddd dddd, where s = .NOT.d<11>)									
			dddd dddd o			,				
bit 7-5	SSRC<2:0>:	Sample Clock	Source Select	bits						
			s sampling and	starts conversi	ion (auto-conve	ert)				
	110 = Reserv 101 = Reserv									
			ADC1) compar	e ends sampli	ng and starts co	onversion				
	011 = Reserv		1000		1					
			ADC1) compar NT0 pin ends sa							
			ends sampling a							

bit 4 Unimplemented: Read as '0'

REGISTER 21-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	 When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

R/W-0	R/V	V-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	VCFG	<2:0>		_	_	CSCNA	CHPS	<1:0>	
bit 15								bit 8	
R-0	U-	.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUFS		-	1010	SMPI<		1010 0	BUFM	ALTS	
bit 7				•			20	bit	
Legend:									
R = Readable	bit		W = Writabl	e bit	U = Unimple	mented bit, rea	d as '0'		
-n = Value at F	POR		'1' = Bit is s		'0' = Bit is cle		x = Bit is unkr	iown	
	-							-	
bit 15-13	VCFG	< 2:0> :(Converter Vo	oltage Reference (Configuration	bits			
		AI	DREF+	ADREF-	_				
	000		Avdd	Avss	_				
	001		nal VREF+	Avss	_				
	010		Avdd mal Vref+	External VREF-	-				
	1xx			Avss	-				
bit 12-11			ted: Read as						
bit 10	-			tions for CH0+ du	ring Sample	A hit			
bit 10		an inpu	•		ing Sample				
			an inputs						
bit 9-8	CHPS<1:0>: Selects Channels Utilized bits								
				<1:0> is: U-0, Uni	mplemented	d, Read as '0'			
			s CH0, CH1, s CH0 and C	CH2 and CH3					
		onverts							
bit 7	BUFS:	Buffer	Fill Status bi	t (only valid when	BUFM = 1)				
				buffer 0x8-0xF, u					
				y buffer 0x0-0x7, u	iser should a	ccess data in 0	x8-0xF		
bit 6	-		ted: Read as						
bit 5-2			elects Increi r interrupt	ment Rate for DM	A Addresses	bits or number	of sample/conv	rersion	
	•	•		MA address or ge	nerates inter	rupt after comp	letion of every	16th sample	
		conver	rsion operati	on			-		
	1110 =	Incren	nents the DN	//A address or de	nerates inter	rupt after comp	letion of every	15th comple	
		conver	rsion operati					iour sample	
	•	conver						Totti sample	
	• •	conver						Totti sample	
		Incren	rsion operation	on /A address after c	completion of			operation	
bit 1	0000 =	= Incren = Incren	rsion operation	on IA address after o IA address after o	completion of			operation	
bit 1	0000 = BUFM: 1 = Sta	= Incren = Incren : Buffer arts buf	rsion operation nents the DM nents the DM Fill Mode So fer filling at a	on IA address after o IA address after o elect bit address 0x0 on firs	completion of completion of st interrupt ar	every sample/o	conversion oper	operation	
	0000 = BUFM: 1 = Sta 0 = Alv	= Incren = Incren : Buffer arts buf ways st	nents the DM nents the DM nents the DM Fill Mode So fer filling at a arts filling bu	on IA address after o IA address after o elect bit address 0x0 on firs uffer at address 0x	completion of completion of st interrupt ar 0	every sample/o	conversion oper	operation	
bit 1 bit 0	0000 = BUFM: 1 = Sta 0 = Alv ALTS:	= Incren = Incren : Buffer arts buf ways st Alterna	rsion operation nents the DM nents the DM Fill Mode So fer filling at a arts filling bu ats filling bu	on IA address after o IA address after o elect bit address 0x0 on firs	completion of completion of st interrupt ar 0 bit	every sample/o	onversion oper	operation ation	

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		—			SAMC<4:0>(1)	
bit 15							bit
D 444 0	DAA4 0	DMU 0	D 4 4 4 0	D 444 0	D 444 0		D M A
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 <7:0> ⁽²⁾	R/W-0	R/W-0	R/W-0
bit 7			ADC3	<1.0>			bit
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
		• • •					
bit 15		Conversion Cloc	ck Source bit				
	1 = ADC inter	ived from syster	n clock				
bit 14-13		ted: Read as '0'					
bit 12-8	=	Auto Sample Ti					
	11111 = 31 T						
	•						
	•						
	•						
	00001 = 1 TA						
	00000 = 0 TA						
bit 7-0		ADC Conversion	n Clock Sele	ect bits ⁽²⁾			
	11111111 =	Reserved					
	•						
	•						
	•						
	• 01000000 =	Pasarvad					
		TCY · (ADCS<7)	:0> + 1) = 64	• TCY = TAD			
	•		- , -				
	•						
	•						
		TCY · (ADCS<7					
		TCY · (ADCS<7	,				
	00000000 =	TCY · (ADCS<7	:0> + 1) = 1	 ICY = TAD 			
Note 1: ⊤	his bit only used i	if AD1CON1<7.	5> (SSRC<2	(0>) = 111			
	•						

REGISTER 21-3: AD1CON3: ADC1 CONTROL REGISTER 3

2: This bit is not used if AD1CON3<15> (ADRC) = 1.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—		DMABL<2:0>	
bit 7				-			bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'	
-n = Value at P	Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknow			nown			

REGISTER 21-4: AD1CON4: ADC1 CONTROL REGISTER 4

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input 001 = Allocates 2 words of buffer to each analog input

000 =Allocates 2 words of buffer to each analog input

^{© 2011} Microchip Technology Inc.

REGISTER 21-5:	AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0 — bit 7 Legend: R = Readable b	OR	U-0 — W = Writable B '1' = Bit is set	U-0 —	U-0 —	R/W-0	NB<1:0> R/W-0 NA<1:0>	CH123SB bit 8 R/W-0 CH123SA bit 0			
	 Dit DR	W = Writable H	_	_			R/W-0 CH123SA			
	 Dit DR	W = Writable H	_	_			CH123SA			
	 Dit DR	W = Writable H	_	_			CH123SA			
bit 7 Legend: R = Readable b -n = Value at P0	OR		j —		CH123I	NA<1:0>				
Legend: R = Readable b	OR		Dit				bit			
R = Readable b	OR		oit							
	OR		oit	II – Unimpler						
-n = Value at PO	-	'1' = Bit is set			mented bit, rea	d as '0'				
				'0' = Bit is cle	ared	x = Bit is unk	nown			
	-	ted: Read as '0								
bit 10-9	CH123NB<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample B bit	IS				
				plemented, Re						
	11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11									
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 ⁽¹⁾ 0x = CH1, CH2, CH3 negative input is VREF-									
			-							
bit 8	CH123SB: Ch	nannel 1, 2, 3 F	ositive Input	Select for Samp	ole B bit					
	When AD12B	s = 1, CHxSA is	s: U-0, Unim	plemented, Re	ad as '0'					
	1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5 0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2									
	0 = CH1 posit	ive input is AN	0, CH2 positiv	ve input is AN1,	CH3 positive i	nput is AN2				
bit 7-3	Unimplement	ted: Read as 'o)'							
bit 2-1	CH123NA<1:	0>: Channel 1,	2, 3 Negative	e Input Select fo	or Sample A bit	ts				
	When AD12B	s = 1, CHxNA is	s: U-0, Unim	plemented, Re	ad as '0'					
	When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as '0' 11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11									
	10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8 ⁽¹⁾									
	0x = CH1, CH2, CH3 negative input is VREF-									
bit 0	CH123SA: Ch	nannel 1, 2, 3 F	ositive Input	Select for Samp	ole A bit					
	When AD12B	= 1, CHxSA is	s: U-0, Unim	plemented, Re	ad as '0'					
	1 = CH1 posit	ive input is AN	3, CH2 positiv	ve input is AN4,	CH3 positive i	nput is AN5				
	0 = CH1 posit	ive input is AN	0, CH2 positiv	ve input is AN1,	CH3 positive i	nput is AN2				
Note 1: This	hit potting in D	oconvod in der		PX02, dsPIC33						

Note 1: This bit setting is Reserved in dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJGPX02 (28-pin) devices.

R/W-0	U-0 U-0 R/W-0 R/W-0		R/W-0	R/W-0	R/W-0				
CH0NB	—	—			CH0SB<4:0>				
bit 15							bit		
DAMO			D/M/ 0	DAMO	DAMO	DALO	DAM 0		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CHONA		—			CH0SA<4:0>		L.14		
bit 7							bit		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'			
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cl	leared	x = Bit is unki	nown		
bit 15		-	e Input Select	for Sample B	bit				
bit 14-13	Same definitio		· • '						
bit 12-8				alact for Same	la D hita				
DIL 12-0	CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits 01100 = Channel 0 positive input is AN12								
			e input is AN12						
	•								
	•								
	• 01000 = Cha	nnel 0 positive	e input is AN8 ⁽	1)					
	00111 = Cha	nnel 0 positive	e input is AN7 ^{(*}	1)					
	00110 = Cha	nnel 0 positive	e input is AN6 ⁽	1)					
	•								
	•								
	00010 = Cha								
	00001 = Cha 00000 = Cha								
bit 7		•	e Input Select	for Sample A	bit				
	1 = Channel (-	-		bit				
	0 = Channel 0	•							
bit 6-5	Unimplemen	ted: Read as	' 0'						
bit 4-0	CH0SA<4:0>	: Channel 0 P	ositive Input S	elect for Samp	ole A bits				
			e input is AN12						
	01011 = Cha	nnel 0 positive	e input is AN11						
	•								
	•								
	01000 = Cha	nnel 0 positive	e input is AN8 ⁽	1)					
			e input is AN7 ⁽ e input is AN6 ⁽						
	•								
	•								
	•								
	00010 - Cha	nnel () nositive	input is ΔN_2						
	00010 = Cha 00001 = Cha								

REGISTER 21-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

Note 1: These bit settings are reserved on dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJ32GPX02 (28-pin) devices.

^{© 2011} Microchip Technology Inc.

bit 7						-	bit C
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
—	—	—	CSS12	CSS11	CSS10	CSS9	CSS8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

x = Bit is unknown

REGISTER 21-7: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-12 Unimplemented: Read as '0'

-n = Value at POR

bit 11-0 CSS<11:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

'1' = Bit is set

0 =Skip ANx for input scan

Note 1: On devices without 13 analog inputs, all AD1CSSL bits can be selected by the user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

2: CSSx = ANx, where x = 0 through 12.

REGISTER 21-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7			•				bit 0
Legend:							

R = Readable bit W = Writable bit		U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage
- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user software. However, the PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** PCFGx = ANx, where x = 0 through 12.
 - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx Register. In this case all port pins multiplexed with ANx will be in Digital mode.

22.0 AUDIO DIGITAL-TO-ANALOG CONVERTER (DAC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 33. Audio Digital-to-Analog Converter (DAC)" (DS70211) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage output for the dsPIC33FJ64GP804 and dsPIC33FJ128GP804 The devices. dsPIC33FJ128GP802 dsPIC33FJ64GP802 and devices provide positive DAC output and negative DAC output voltages.

22.1 Key Features

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 ksps Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- Differential Analog Outputs
- Signal-To-Noise: 90 dB
- 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

22.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 22-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a "safe" output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide "noise shaping" to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

22.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control bit (FORM<8>) in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for "Unsigned data" then the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for "signed data" then the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage

The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

© 2011 Microchip Technology Inc.

22.4 DAC Clock

The DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator.

The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.







FIGURE 22-2: AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)



DS70292E-page 266

REGISTER	22-1: DAC1	CON: DAC CO	ONTROL RE	EGISTER						
R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0			
DACEN	<u> </u>	DACSIDL	AMPON		<u> </u>		FORM			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1			
—				DACFDIV<6:0	>					
bit 7							bit C			
Legend:										
R = Readabl	e bit	W = Writable I	oit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	DACEN: DAG	C1 Enable bit								
	1 = Enables I 0 = Disables									
bit 14	Unimplemer	Unimplemented: Read as '0'								
bit 13	DACSIDL: Stop in Idle Mode bit									
		ue module oper module operati			le mode					
bit 12	AMPON: Ena	AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop in Idle Mode bit								
		Output Amplifier								
bit 11-9	Unimplemer	nted: Read as 'o)'							
bit 8	FORM: Data Format Select bit									
	1 = Signed in 0 = Unsigned									
bit 7	Unimplemer	nted: Read as 'o)'							
bit 6-0	DACFDIV<6:	:0>: DAC Clock	Divider bit							
	1111111 = Divide input clock by 128									
	•									
	•									
	•									
	0000101 = Divide input clock by 6 (default)									
	•									
	•									
	•		de hu O							
		Divide input cloo Divide input cloo								
	0000001 - 1									

REGISTER 22-1: DAC1CON: DAC CONTROL REGISTER

REGISTER 22	2-2: DAC1	STAT: DAC S	TATUS REG	SISTER			
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0
LOEN	—	LMVOEN	_	—	LITYPE	LFULL	LEMPTY
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0
ROEN	_	RMVOEN	—	_	RITYPE	RFULL	REMPTY
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	LOEN: Left C	Channel DAC O	utput Enable I	bit			
		and negative Da		e enabled.			
bit 14		nted: Read as 'o					
bit 13	LMVOEN: Le	eft Channel Midp	point DAC Ou	tput Voltage E	nable bit		
	 1 = Midpoint DAC output is enabled. 0 = Midpoint output is disabled. 						
bit 12-11	Unimplemented: Read as '0'						
bit 10	LITYPE: Left Channel Type of Interrupt bit						
	1 = Interrupt if FIFO is EMPTY.						
	0 = Interrupt if FIFO is NOT FULL.						
bit 9		us, Left Channel	I Data Input F	IFO is FULL b	it		
	1 = FIFO is f 0 = FIFO is r						
bit 8	LEMPTY: Sta	atus, Left Chanr	el Data Input	FIFO is EMP	TY bit		
	1 = FIFO is E						
hit 7	0 = FIFO is r		Output Enable	- hit			
bit 7	-	Channel DAC	-				
		puts are disable		e chabica.			
bit 6	Unimplemen	nted: Read as 'o)'				
bit 5	RMVOEN: R	ight Channel Mi	dpoint DAC C	Output Voltage	Enable bit		
		DAC output is output is disable					
bit 4-3	-	nted: Read as '(
bit 2	RITYPE: Rig	ht Channel Type	e of Interrupt I	bit			
		if FIFO is EMP					
	-	if FIFO is NOT			1.5		
bit 1		us, Right Chann	iel Data Input	FIFO IS FULL	bit		
	1 = FIFO is 0 = FIFO is						
bit 0		atus, Right Chai	nnel Data Inp	ut FIFO is EM	PTY bit		
	1 = FIFO is E	Empty.					
	0 = FIFO is r	not Empty.					

DECISTED 22-2-DACISTATI DAC STATUS PECISTED

REGISTER 22-3: DAC1DFLT: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACDF	LT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACD	-LT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 DACDFLT<15:0>: DAC Default Value bits

REGISTER 22-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLDA	AT<15:8>			
bit 15 bit							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLD	AT<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 DACLDAT<15:0>: Left Channel Data Port bits

REGISTER 22-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRD)AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRI	DAT<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable bit	t	U = Unimpler	mented bit, read	d as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 DACRDAT<15:0>: Right Channel Data Port bits

© 2011 Microchip Technology Inc.

NOTES:


23.0 COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Section refer sheet, to 34. Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".

FIGURE 23-1: COMPARATOR I/O OPERATING MODES



^{© 2011} Microchip Technology Inc.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²		
bit 15							bit		
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 15	CMIDL: Stop	in Idle Mode b	it						
					nerate interrup	ots. Module is sti	ll enabled.		
L:4 4		normal modul	-	Idle mode					
bit 14 bit 13	-	ted: Read as ' parator 2 Even							
DIC 13		•							
		 Comparator output changed states Comparator output did not change states 							
bit 12 C1EVT: Comparator 1 Event bit									
		ator output char ator output did		ates					
bit 11	C2EN: Comp	arator 2 Enabl	e bit						
		ator is enabled ator is disabled							
bit 10	C1EN: Comp	arator 1 Enabl	e bit						
		ator is enabled ator is disabled							
bit 9	=	comparator 2 C	output Enable	bit ⁽¹⁾					
		ator output is di ator output is no							
bit 8	C1OUTEN: C	comparator 1 C	utput Enable	bit ⁽²⁾					
	•	ator output is di ator output is no		· ·					
bit 7	-	parator 2 Outp							
	When C2INV								
	1 = C2 VIN+ 0 = C2 VIN+								
	When C2INV								
	0 = C2 VIN+								
	1 = C2 VIN+	0011							

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C1OUT: Comparator 1 Output bit
	When $C1INV = 0$:
	1 = C1 VIN + > C1 VIN -
	0 = C1 VIN + < C1 VIN -
	When C1INV = 1:
	0 = C1 VIN + > C1 VIN
	1 = C1 VIN + < C1 VIN -
bit 5	C2INV: Comparator 2 Output Inversion bit
	1 = C2 output inverted
	0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted
	0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 23-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 23-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN-
	See Figure 23-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 23-1 for the comparator modes.

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

23.1 Comparator Voltage Reference


23.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 23-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—		—	—	_	_		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVREN	CVROE	CVRR	CVRSS		CVF	2<3:0>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15-8	Unimplemen	Unimplemented: Read as '0'						
bit 7		nparator Voltag		Enable bit				
		rcuit powered						
		rcuit powered						
bit 6		nparator VREF	•					
		oltage level is o		EF pin from CVREF pin				
bit 5		arator VREF R		•				
	-		-	CVRSRC with C	/RSRC/24 step	size		
				19 CVRSRC with				
bit 4	CVRSS: Corr	parator VREF	Source Select	ion bit				
	1 = Compara	tor reference s	source CVRSR	C = VREF+ - VF	REF-			
	0 = Compara	tor reference s	source CVRSR	C = AVDD - AVS	SS			
bit 3-0	CVR<3:0>: C	omparator VRI	EF Value Selec	ction $0 \le CVR < 3$	3:0> ≤15 bits			
	When CVRR							
		<3:0>/ 24) • (0	.vRSRC)					
	$\frac{\text{When CVRR}}{CVRFF} = 1/4$	= 0: O(CVRSRC) + (C)	VR<3.0>/32) •	(CVRSRC)				
			(10,02,0Z) •	(Crushe)				

REGISTER 23-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

NOTES:

24.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 37. Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices, and its operation. The following are some of the key features of this module:

- Time: hours, minutes, and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 24-1: RTCC BLOCK DIAGRAM

© 2011 Microchip Technology Inc.

24.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

24.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 24-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 24-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window					
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>				
00	MINUTES	SECONDS				
01	WEEKDAY	HOURS				
10	MONTH	DAY				
11	—	YEAR				

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 24-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 24-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and								
	not write operations.								

24.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 24-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 24-1.

EXAMPLE 24-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1	
MOV	#0x55, W2		
MOV	#0xAA, W3		
MOV	W2, [W1]	;start 55/AA sequence	
MOV	W3, [W1]		
BSET	RCFGCAL, #13	;set the RTCWREN bit	

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0		
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			CAL	<7:0>					
bit 7							bit		
Legend:			- 14		antad hit vaar				
R = Readable bi		W = Writable	DIT	U = Unimplem					
-n = Value at PC	ĸ	'1' = Bit is set		'0' = Bit is clea	rea	x = Bit is unkr	IOWN		
bit 15		CC Enable bit ⁽²⁾							
		nodule is enable	d						
		nodule is disable							
bit 14	Unimpleme	nted: Read as ')'						
bit 13	RTCWREN:	RTCC Value Re	gisters Write	Enable bit					
				an be written to b					
(0 = RTCVAL	_H and RTCVAL	L registers ar	e locked out from	m being writte	n to by the user	r		
			-	Synchronization					
2	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple								
	resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.								
(registers can be	e read without	concern over a	rollover ripp		
		Half-Second Sta		C					
:	1 = Second	half period of a	second						
(0 = First hal	f period of a sec	ond						
bit 10	RTCOE: RT	CC Output Enab	le bit						
		utput enabled							
		utput disabled	D						
			-	ndow Pointer bit					
				registers when r					
	the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. RTCVAL<15:8>:								
	00 = MINUTES								
	10 = MONTI 11 = Reserv								
	RTCVAL<7:0								
	01 = HOURS								
	10 = DAY								
2	11 = YEAR								
Note 1: The F	RCFGCAL re	egister is only aff	ected by a P	OR.					
			-	RTCWREN = 1.					
		-		te to the lower h		SEC register			

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

© 2011 Microchip Technology Inc.

REGISTER 24-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

bit 7-0	CAL<7:0>: RTC Drift Calibration bits
	11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
	•
	•
	•
	10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
	•
	•
	•
	00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—		—		—	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7		-			•	· · · ·	bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			vn

REGISTER 24-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

^{© 2011} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	TR<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ARP	T<7:0>					
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		Alarm Enable bit s enabled (clear = 0)		ally after an ala	rm event whe	never ARPT<7:(0> = 0x00 and		
	0 = Alarm is								
bit 14		ime Enable bit							
		is enabled; ARP is disabled; ARF				00 to 0xFF			
bit 13-10		0>: Alarm Mask		, ,					
bit 9-8	1000 = Onc 0111 = Onc 0110 = Onc 0101 = Eve 0010 = Eve 0011 = Eve 0001 = Eve 0001 = Eve	ce a week ce a day ry hour ry 10 minutes ry minute ry 10 seconds ry second ry half second				every 4 years)			
	ALRMPTR<1:0>: Alarm Value Register Window Pointer bits Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers;								
		TR<1:0> value d 15:8>: lemented MNTH WD MIN 7:0>: lemented DAY HR							
bit 7-0	ARPT<7:0>	Alarm Repeat	Counter Value	e bits					
	111111111	= Alarm will repe	at 255 more	times					
	•								
	•								
	•								

REGISTER 24-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 24-4:	RTCVAL (WHEN	RTCPTR<1:0>	= 11): YEA	R VALUE RE	GISTER ⁽¹⁾	

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_		—	—	_	—	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	YRTEN	<3:0>		YRONE<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 24-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

^{© 2011} Microchip Technology Inc.

REGISTER 24-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—		WDAY<2:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN	N<1:0>		HRON	E<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		SECTEN<2:0>			SECON	IE<3:0>	
bit 7				•			bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 24-8:	ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE
	REGISTER ⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—		MTHTEN0		MTHON	VE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—			—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN	N<1:0>		HRON	E<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

^{© 2011} Microchip Technology Inc.

REGISTER 24-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>		MINONE<3:0>			
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	SECTEN<2:0>		SECONE<3:0>				
bit 7	·						bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$					

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

25.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304. dsPIC33FJ64GPX02/X04. and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to "Section 36. Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

25.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

EQUATION 25-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 25-1.

TABLE 25-1:	EXAMPLE CRC SETUP
-------------	-------------------

Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 25-2.



© 2011 Microchip Technology Inc.

DS70292E-page 287

Downloaded from Arrow.com.




FIGURE 25-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

25.2 User Interface

25.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

data[5:0] = crc_input[5:0]
data[7:6] = `bxx

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<(VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD<4:0> bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 25.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

25.2.2 INTERRUPT OPERATION

When the VWORD<4:0> bits make a transition from a value of '1' to '0', an interrupt will be generated.

25.3 Operation in Power-Saving Modes

25.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

25.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

25.4 Registers

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

REGISTER 25-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
	—	CSIDL			VWORD<4:0>	•	
bit 15							bit 8
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

K-0	K-1	0-0	K/W-U	R/W-U	K/W-U	R/W-U	R/W-U
CRCFUL	CRCMPT	—	CRCGO		PLEN	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> is greater than 7, or 16 when PLEN<3:0> is less than or equal to 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = Turn off CRC serial shifter after FIFO is empty
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

REGISTER 25-2:	CRCXOR: CRC XOR POLYNOMIAL REGISTER
----------------	-------------------------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			Х<	15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
			X<7:1>				_	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1':		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
	ÖR				alea		101011	

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

26.0 PARALLEL MASTER PORT (PMP)

- Note 1: This data sheet summarizes the features the dsPIC33FJ32GP302/304. of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 35. Parallel Master (PMP)" (DS70299) Port of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

FIGURE 26-1: PMP MODULE OVERVIEW

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode:
 - Up to 11 address lines with single chip select
 - Up to 12 address lines without chip select
- One Chip Select Line
- Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



^{© 2011} Microchip Technology Inc.

	26-1: PMCC			NTROL REG			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	D/M/ 0
CSF1	CSF0	ALP	0-0	CS1P	BEP	WRSP	R/W-0 RDSP
bit 7	0350	ALF	_	COIF	DEF	WRSP	bit (
							Dit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	1 = PMP ena 0 = PMP dis	abled, no off-cl	nip access per	formed			
bit 14	Unimplemer	nted: Read as '	0'				
bit 13		in Idle Mode bi					
		nue module opera e module opera		levice enters Id de	le mode		
bit 12-11	ADRMUX1:A	DRMUX0: Add	dress/Data Mu	Itiplexing Selec	tion bits ⁽¹⁾		
	01 = Lower 8 PMA<	its of address a 8 bits of addre	ss are multiple			per 3 bits are n	nultiplexed o
bit 10			-	-bit Master mod	de)		
	1 = PMBE pc 0 = PMBE pc	ort enabled	, ,		,		
bit 9	PTWREN: W	/rite Enable Stre	obe Port Enab	le bit			
		PMENB port en PMENB port dis					
bit 8	PTRDEN: Re	ead/Write Strob	e Port Enable	bit			
		<u>MWR</u> port ena MWR port disa					
bit 7-6	CSF1:CSF0:	Chip Select Fu	unction bits				
		ed functions as cl functions as a					
bit 5		s Latch Polarity					
	1 = Active-hi	igh <u>(PMAL</u> L and w (PMALL and	d PMALH)				
bit 4		ted: Read as '	-				
	=						
bit 3	Corp: Chip :	Select 1 Polarit	y bit(')				
bit 3	1 = Active-hi	Select 1 Polarit igh <u>(PMCS1/PM</u> w (PMCS1/PM	//CS1)				
bit 3 bit 2	1 = Active-hi 0 = Active-lo	igh <u>(PMCS1/P</u>	<u>//CS</u> 1) /CS1)				

REGISTER 26-1: PMCON: PARALLEL PORT CONTROL REGISTER

Note 1: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 26-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 1	WRSP: Write Strobe Polarity bit						
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):						
	 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR) 						
	For Master mode 1 (PMMODE<9:8> = 11):						
	1 = Enable strobe active-high (PMENB)0 = Enable strobe active-low (PMENB)						
bit 0	RDSP: Read Strobe Polarity bit						
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):						
	 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD) 						
	For Master mode 1 (PMMODE<9:8> = 11):						
	 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR) 						

Note 1: These bits have no effect when their corresponding pins are used as address lines.

^{© 2011} Microchip Technology Inc.

REGISTER	26-2: PMMC	DDE: PARALI	EL PORT N		STER		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQ	M<1:0>	INCM	1<1:0>	MODE16	MOD	E<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITE	3<1:0> ⁽¹⁾		WAIT	M<3:0>		WAITE	<1:0> ⁽¹⁾
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15	BUSY: Busy	bit (Master mod	le only)				
		usy (not useful v		essor stall is a	ctive)		
bit 14-13	IRQM<1:0>:	Interrupt Reque	est Mode bits				
	or on a 10 = No inter 01 = Interrup		eration when processor sta	PMA<1:0> = 2 all activated	Write Buffer 3 is 11 (Addressable de		
bit 12-11	INCM<1:0>:	Increment Mod	e bits				
	10 = Decrem 01 = Increme	ad and write but ent ADDR<10:0 ent ADDR<10:0 ement or decrer)> by 1 every > by 1 every r	read/write cyc ead/write cycl		y)	
bit 10	MODE16: 8-	Bit/16-Bit Mode	bit				
					o the data regist the data register		
bit 9-8	MODE<1:0>	: Parallel Port M	lode Select bi	ts			
	10 = Master 01 = Enhanc	mode 2 (PMCS ed PSP, control	1, PMRD <u>, PM</u> signals (PMF	IWR, PMBE, F RD, PMWR, PI	PMBE, PMA <x:(<u>PMA<</u>x:0> and P <u>MCS1, PMD<7:(</u> , PMWR, PMCS</x:(MD<7:0>) > and PMA<1	:0>)
bit 7-6	WAITB<1:0>	: Data Setup to	Read/Write V	Vait State Con	figuration bits ⁽¹⁾		
	10 = Data wa 01 = Data wa	ait of 4 TCY; mul ait of 3 TCY; mul ait of 2 TCY; mul ait of 1 TCY; mul	tiplexed addre tiplexed addre	ess phase of 3 ess phase of 2	TCY TCY		
bit 5-2	WAITM<3:0>	. Read to Byte	Enable Strob	e Wait State C	onfiguration bits		
	1111 = Wait	of additional 15	TCY				
	•						
	•						
		of additional 1 - dditional wait cy		on forced into (one Toy)		
bit 1-0		: Data Hold Afte					
	11 = Wait of			Connyt			
	10 = Wait of						
	01 = Wait of						
	00 = Wait of	1 ICY					

REGISTER 26-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 26-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDR	?<13:8>		
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR<7:0>							
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 26-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	_	-	F	PTEN<10:8> ⁽¹⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTEN<7:2> ⁽¹⁾						
bit 7					bit 0		

Legend:						
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	, read as '0'		
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 15 Unimplemented: Read as '0'						
bit 14	PTEN14:	PMCS1 Strobe Enable bit				
 1 = PMA14 functions as either PMA<14> bit or PMCS1 0 = PMA14 pin functions as port I/O 						
bit 13-11	Unimplen	nented: Read as '0'				
bit 10-2	PTEN<10	:2>: PMP Address Port Ena	able bits ⁽¹⁾			
	1 = PMA<10:2> function as PMP address lines 0 = PMA<10:2> function as port I/O					
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O					

Note 1: Devices with 28 pins do not have PMA<10:2>.

^{© 2011} Microchip Technology Inc.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0			
IBF	IBOV		_	IB3F	IB2F	IB1F	IB0F			
bit 15							bit 8			
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1			
OBE	OBUF	0-0	0-0	OB3E	OB2E	OB1E	OB0E			
bit 7	OBOF	_	_	OBSE	OBZE	OBIE	bit (
							Dit (
Legend:		HS = Hardwa	re Set bit							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 14	IBOV: Input E 1 = A write a 0 = No overfl	Buffer Overflow ttempt to a full ow occurred	Status bit input byte re	er registers are g		ed in software)				
bit 13-12	-	ted: Read as '								
bit 11-8	1 = Input buf	put Buffer x St fer contains da fer does not co	ta that has no	ot been read (re	ading buffer wi	ll clear this bit)				
bit 7	1 = All reada	Buffer Empty S ble output buff all of the reada	er registers a	re empty uffer registers ar	re full					
bit 6	1 = A read of	It Buffer Under ccurred from a flow occurred		its ut byte register	(must be cleare	ed in software)				
	Unimplemented: Read as '0'									
bit 5-4	ommpicinen	OB3E:OB0E: Output Buffer x Status Empty bit								
bit 5-4 bit 3-0	-			oty bit						

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—
						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	_	RTSECSEL ⁽¹⁾	PMPTTL
						bit 0
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			wn	
	U-0 —	U-0 U-0 — — — bit W = Writable I	U-0 U-0 U-0 it W = Writable bit	U-0 U-0 U-0 U-0 image: mail of the state of the sta	- - - - U-0 U-0 U-0 U-0 - - - - bit W = Writable bit U = Unimplemented bit, real	- - - - - U-0 U-0 U-0 U-0 R/W-0 - - - - RTSECSEL ⁽¹⁾ bit W = Writable bit U = Unimplemented bit, read as '0'

REGISTER 26-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

^{© 2011} Microchip Technology Inc.

NOTES:

27.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

27.1 Configuration Bits

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25.** "**Device Configuration**" (DS70194), in the "*dsPIC33F/PIC24H Family Reference Manual*" for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 27-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 27-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	:1:0>	—	—		BSS<2:0>		BWRP
0xF80002	FSS ⁽¹⁾	RSS<	:1:0>	—	_		SSS<2:0>		SWRP
0xF80004	FGS	—	—	—	_	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	—		-	FNC	SC<2:0>	
0xF80008	FOSC	FCKSN	1<1:0>	IOL1WAY	_	_	OSCIOFNC	POSCN	ID<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	—	WDTPRE		WDTPOST<	<3:0>	
0xF8000C	FPOR		Reserved	(2)	ALTI2C	-	FPW	/RT<2:0>	
0xF8000E	FICD	Reserv	ved ⁽³⁾	JTAGEN	_	—	—	ICS<	:1:0>
0xF80010	FUID0				User Unit ID) Byte 0			
0xF80012	FUID1	User Unit ID Byte 1							
0xF80014	FUID2	User Unit ID Byte 2							
0xF80016	FUID3		User Unit ID Byte 3						

TABLE 27-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

ABLE 27-2:	dsPIC CONFIG	SURATION BIT	S DESCRIPTION
Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment
			Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE
			010 = High security; boot program Flash segment ends at 0x0007FE
			Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE
			001 = High security; boot program Flash segment ends at 0x001FFE
			Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE
			000 = High security; boot program Flash segment ends at 0x003FFE
RBS<1:0> ⁽¹⁾	FBS	Immediate	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes
			00 = Boot RAM is 1024 bytes
SWRP ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected
SSS<2:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) X11 = No Secure program flash segment
			Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts a End of BS, ends at 0x001FFE
			010 = High security; secure program flash segment starts at End of BS, ends at 0x001FFE
			Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts a End of BS, ends at 0x003FFE
			001 = High security; secure program flash segment starts at End of BS, ends at 0x003FFE
			Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts a End of BS, ends at 007FFEh
			000 = High security; secure program flash segment starts at End of BS, ends at 0x007FFE

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

Bit Field	Register	RTSP Effect	Description
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode

TABLE 27-2:	dsPIC CONFIGURATION BITS DESCRIPTION (CONTINUED

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

Bit Field	Register	RTSP Effect	Description
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Immediate	Alternate I^2C^{TM} pins 1 = I^2C mapped to SDA1/SCL1 pins 0 = I^2C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 27-2: dsPIC CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

27.2 On-Chip Voltage Regulator


All of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-13 located in Section 30.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 µs for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR⁽¹⁾



27.3 BOR: Brown-out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

^{© 2011} Microchip Technology Inc.

27.4 Watchdog Timer (WDT)

For dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

27.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any form of device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN RS RS Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset WINDIS -WDT Window Select CLRWDT Instruction

FIGURE 27-2: WDT BLOCK DIAGRAM

27.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

27.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the
	CLRWDT instruction should be executed by
	the application software only during the last
	1/4 of the WDT period. This CLRWDT win-
	dow can be determined by using a timer. If
	a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag, WDTO bit (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

27.5 JTAG Interface

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

27.6 In-Circuit Serial Programming[™] (ICSP)[™]

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the PGECx and PGEDx pin pairs. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

27.8 Code Protection and CodeGuard™ Security

The dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices. The dsPIC33FJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the "dsPIC33F/ PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

^{© 2011} Microchip Technology Inc.

IABLE 27-3: CODE	IABLE 2/-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES	SIZES FOR 32 KB DEVICES		
CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 BK
	VS = 256 IV 0x00000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh
	0x000200h	BS = 768 IW 0X000200h	BS = 3840 IW 0X000200h	BS = 7936 IW 0000200h
CCC 20:00		000000000000000000000000000000000000000	000000000000000000000000000000000000000	
TTX = <0.7>000	0X001FFEN 0X002000h	0x002000h	0000000	0x001FFEN 0x002000h
OK	GS = 11008 IW 0x003FFEh	GS = 10240 IW 0x004000h 0x004000h	GS = 7168 IW 0x003FFEh 0x004000h	GS = 3072 IW 0x003FFEh
	0X005/FEN	0X005/FEN	0X005/FEN	0x0057FEh
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh

 $dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$

2 33 Ű P ū F Ē L

TABLE 27-4: CODE	DE FLASH SECURITY SEGMENT	ENT SIZES FOR 64 KB DEVICES		
CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 BK
	VS = 256 IW 0x0000001 FEh	VS = 256 IW		VS = 256 IW 0x000000 0x0001FEh
	00000000000000000000000000000000000000	BS = 768 IW	BS = 3840 IW 0x0002001 0x00007FEh 0x0000000	BS = 7936 IW 0x0002FEh 0x00000h 0x0002FFEh 0x000200h 0x000000h 0x0000000h 0x0000000h 0x0000000h 0x0000000h 0x0000000h 0x00000000
SSS<2:0> = x11	0X0016765 0X002000 0X0036765		0X001FFED 0X002000 0X002000 0X00355ED	0X001FFEN 0X002000h 0X003FFEN
Ϋ́ο	GS = 21760 IW 0x003FFEh 0x008000h 0x00ABFEh	GS = 20992 IW 0x0076 UU 0x008000h 0x00ABFEh	GS = 17920 IW $0x007FFEH$ $0x008000h$ $0x00ABFEH$	GS = 13824 IW 0x003FFEh 0x008000h 0x00ABFEh
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000h
	SS = 3840 IW 0x000800h 0x000800h 0x000800h	BS = 768 IW 0x0002000 0x0002000 SS = 3072 IW 0x000800h	BS = 3840 IW 0x0002FEh 0x000300h 0x000800h	BS = 7936 IW 0x0002FEh 0x0007FEh 0x000800h
SSS<2:0> = x 10	0x002000 0x003FFEh	0x002000h 0x003FFEh 0x003FFEh	00000000000000000000000000000000000000	0002000h 00003FFEh 00003FFEh
A4	GS = 17920 IW 0000000000000000000000000000000000	GX007FFEh 0x008000h 0x00ABFEh 0x00ABFEh	GS = 17920 IW 0x007FFEh 0x008000h 0x00ABFEh	GS = 13824 IW 00000000000000000000000000000000000
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW 0x00000h 0x0001FEh
	0x000200h 0x0007FEh 0x000800h	BS = 768 IW 0x000200h 0x0007FEh 0x000800h	BS = 3840 IW 0x000200h 0x0007FEh 0x000800h	BS = 7936 IW 0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x01	0x001FFEh 0x002000h 0x002000h 0x003FFEh	0x001FFEh 0x002000h 0x003FFEh 0x003FFEh	SS = 4096 IW 0x001FFEh 0x002000h 0x003FFEh	0x001FFEh 0x002000h 0x003FFEh
8K	GS = 13824 IW	0x004000h 0x007FFEh 0x007FFEh 0x008000h GS = 13824 IW	0x004000h 0x007FFEh 0x007FFEh 0x008000h	0x004000h 0x007FFEh 0x00000h 0x000000h
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IW 0x000000h 0x00001FEh	VS = 256 IW	VS = 256 IW 0x00000h 0x0001FEh	VS = 256 IW 0x00000h 0x0001FEh
	0x000200h 0x0007FEh 0x000800h	BS = 768 IW 0x000200h 0x0007FEh 0x000900h	BS = 3840 IW 0x000200h 0x0007FEh 0x0007PEh 0x0007PEh 0x0007PEh 0x000900h 0x000900h 0x000900h 0x000900h 0x000900h 0x000900h 0x0000900h 0x0000000h 0x0000000h 0x0000000h 0x0000000h 0x0000000h 0x000000h 0x0000000h 0x00000000	BS = 7936 IW 0x000200h 0x0007FEh 0x000900h
SSS<2:0> = x00	0x002000h 0x002000h 0x0035FEh		0x002000h 0x002000h 0x003FFEh	0x002000h 0x002000h 0x003FFEh
16K	= 16128 IW	SS = 15360 IW	s = 12288 IW	S = 8192 IW
	GS = 5632 IW 0x00ABFEh	GS = 5632 IW	GS = 5632 IW 00000000000000000000000000000000000	GS = 5632 IW 0x00ABFEh
	0x0157FEh	0x0157FEh	0x0157FEh	0x0157FEh

CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB I

© 2011 Microchip Technology Inc.

Downloaded from Arrow.com.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

ö
- SIZES FOF
N
S
'NEN'
Ш
SEC
F
URI
ELASH SECUF
S T
LAS
Ц
CODE
С С
3LE 27-5
Ш

TABLE 27-5: CODE	E FLASH SECURITY	RITY SEGMENT	SIZES FOR 128	KB DEVICES				
CONFIG BITS	BSS<2:0> =	×11 0K	BSS<2:0> = x10	.0 1K	BSS<2:0> = x01	4K	BSS<2:0> = x	жоо 8К
SSS<2:0> = x11	VS = 256 IW	0x0000000 0x0000000 0x0000200h 0x00007FEh 0x00017FEh 0x00017FEh 0x0017FFEh 0x0017FFEh	VS = 256 IW $BS = 768 IW$ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x000000h 0x0001FEh 0x0007200h 0x0007200h 0x000726h 0x000300h 0x000300h 0x000300h 0x0003FFEh 0x003FFEh	VS = 256 IW 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0	0x000000h 0x0001FEh 0x00007FEh 0x00007FEh 0x00001FFEh 0x0001FFEh 0x0001FFEh 0x0001FFEh	VS = 256 IW BS = 7936 IW	0x000000h 0x0001FEh 0x0007200h 0x000726h 0x000726h 0x00076FEh 0x000800h 0x0016FEh 0x0036FE
Š	GS = 43776 IW	0x004600 0x007FFEh 0x007FFEh 0x00FFFEh 0x005FFEh 0x0157FEh	GS = 43008 IW 000000000000000000000000000000000	0x004000h 0x002FFFEh 0x008000h 0x01000FFFEh 0x010000h 0x0157FEh	GX00 0x00 0x00 0x00 0x00 0x01 0x01 0x01 0	0x007675Eh 0x007675Eh 0x006000h 0x010000h 0x010000h 0x01577Eh	GS = 35840 IW	0x004000h 0x007FFEh 0x008000h 0x000FFEh 0x01000h 0x0157FEh
	VS = 256 IW	0x000000h 0x0001FEh	S = 256 IW	0x000000h 0x0001FEh	/S = 256 IW	0000h 001FEh	/S = 256 IW	0x000000h 0x00015Eh
SSS<2:0> = x10	SS = 3840 IW	0x0007FEh 0x000800h 0x001FFEh 0x002000h	BS = 768 IW 00 SS = 3072 IW 00	x0002FEFh x000800h x001FFEh x002000h	BS = 3840 IW 0000 0000 0000 0000 00000 00000	02766h 00800h 01666h 02000h	BS = 7936 IW	0x0007FEh 0x000800h 0x001FFEh 0x002000h
4K		0X003FFEh 0X004000h 0X008000h 0X008000h 0X00ARFFh	0000	0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x00ABFEh	00000000000000000000000000000000000000	0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x00ABFEh		0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x00ARFEh
	GS = 39936 IW		GS = 39936 IW 0	0x0157FEh	GS = 39936 IW 0x01	0x0157FEh	GS = 35840 IW	0x0157FEh
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW = 0	0x000000h 0x00001FEh	VS = 256 IW 0x00	00000h 001FEh	VS = 256 IW	0x000000h 0x0001FEh
		0x000200h 0x0007FEh 0x000800h	BS = 768 IW 00000000000000000000000000000000000	0x000200h 0x0007FEh 0x000800h	BS = 3840 IW 0x00 0x00 0x00	00200h 007FEh 00800h	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h
SSS<2:0> = x01	SS = 7936 IW	0x002000h 0x003FFEh	SS = 7168 IW	0x002000h 0x003FFEh 0x003FFEh	SS = 4096 IW 0x00 0x00 0x00	2000h 3FFEh		0x002000h 0x003FFEh 0x003FFEh
8	00 - 25010 IM	0x007FFEh 0x008000h 0x00FFFEh 0x00FFFEh	26010100	00007FFEh 00007FFEh 00005FFFEh 00005FFFEh	26940 100	0x007FFEh 0x008000h 0x00FFFEh 0x00FFFEh	010101020	0x007FFEh 0x008000 0x008FFEh 0x006FFEh
	1	0x0157FEh	- 0000	0x0157FEh	MI 0+000 = 0	0x0157FEh	- 0040	0x0157FEh
	VS = 256 IW	0x000000h 0x0001FEh	VS = 256 IW	0x000000h 0x00001FEh	$VS = 256 IW \qquad 0x00 \\ $	00000h 001FEh	VS = 256 IW	0x000000h 0x0001FEh
		0x000200h 0x0007FEh 0x000800h 0x001FFEh	BS = 768 IW	0x000200h 0x0007FEh 0x000800h 0x001FFEh	BS = 3840 IW 0x00 0x00 0x00 0x00	0x000200h 0x0007FEh 0x000800h 0x001FFEh	BS = 7936 IW	0x000200h 0x0007FEh 0x000800h 0x001FFEh
16K	SS = 16128 IW	0x002000h 0x003FFEh 0x004000h 0x007FFEh	SS = 15360 IW	0x002000h 0x003FFEh 0x004000h 0x007FFEh	0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x0	02000h 03FFEh 04000h 07FFEh	SS = 8192 IW	0x002000 0x003FFEh 0x004000h 0x007FFEh
	GS = 27648 IW	0x008000h 0x00FFFEh 0x010000h	GS = 27648 IW	0x008000h 0x00FFFEh 0x010000h	0x00 GS = 27648 IW 0x00	08000h 0FFFEh 10000h	GS = 27648 IW	0x008000h 0x00FFFEh 0x010000h
		0x0157FEh	0	0x0157FEh	0×01	0x0157FEh		0x0157FEh

28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest reference manual sections.

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

Table 28-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The ${\tt MAC}$ class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

#text (text) [text] { } <n:m></n:m>	Means literal defined by "text" Means "content of text" Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection Double-Word mode selection
[text] {}	Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection
{}	Optional field or operation Register bit field Byte mode selection
	Register bit field Byte mode selection
<n:m></n:m>	Byte mode selection
.b	Double-Word mode selection
.d	
.S	Shadow register select
.W	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal $\in \{0255\}$ for Byte mode, $\{0:1023\}$ for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space prefetch address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

^{© 2011} Microchip Technology Inc.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SE
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SI
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT, Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N, Expr	Branch if Negative	1	1 (2)	None
		BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA		Branch if Not Overflow	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Zero	1	1 (2)	None
			NZ, Expr	Branch if Accumulator A overflow	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator B overflow	1		None
		BRA	OB, Expr	Branch if Overflow		1 (2)	None
		BRA	OV,Expr		1	1 (2)	
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
7	DODE	BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 28-2: INSTRUCTION SET OVERVIEW

TABLE 28-2:	INSTRUCTION SET OVERVIEW	(CONTINUED)	
			1

	E 28-2:	INSTRUCTION SET OVERVIEW (CONTINUED)								
Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected			
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None			
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None			
11	BTSS	BTSS f, #bit4 Bit Test f, Skip if Set		1	1 (2 or 3)	None				
		BTSS Ws, #bit4 Bit Test Ws, Skip if Set		1	1 (2 or 3)	None				
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z			
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С			
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z			
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С			
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z			
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z			
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С			
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z			
14	CALL	CALL	lit23	Call subroutine	2	2	None			
		CALL	Wn	Call indirect subroutine	1	2	None			
15	CLR	CLR	f	f = 0x0000	1	1	None			
		CLR	WREG	WREG = 0x0000	1	1	None			
		CLR	Ws	Ws = 0x0000	1	1	None			
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB			
16	CLRWDT	CLRWDT Clear Watchdog Timer		1	1	WDTO,Sleep				
17	COM	СОМ	f	$f = \overline{f}$	1	1	N,Z			
		СОМ	f,WREG	WREG = \overline{f}	1	1	N,Z			
		СОМ	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z			
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z			
10	CF	CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z			
		CP		Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z			
19	CP0		Wb,Ws f	Compare f with 0x0000	1	1				
19	CPU	CP0			1	1	C,DC,N,OV,Z			
20	app	CP0	Ws	Compare Ws with 0x0000	-	1	C,DC,N,OV,Z			
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z			
		CPB CPB	Wb,#lit5 Wb,Ws	Compare Wb with lit5, with Borrow Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z C,DC,N,OV,Z			
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None			
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None			
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None			
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None			
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С			
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z			
		DEC	f,WREG	WREG = $f - 1$	1	1	C,DC,N,OV,Z			
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z			
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z			
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z			
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z			
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None			

^{© 2011} Microchip Technology Inc.

Base Instr #	Assembly Mnemonic			Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO #lit14,Expr Do code to PC + Ex		Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr # Assembly Mnemonic				Description	# of Words	# of Cycles	Status Flags Affected
48	MPY	MPY Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Acc,Wx,Wxd,Wy,Wyd		-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC Wm*Wm, Acc, Wx, Wxd, Wy, Wyd , AWB		Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)		1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP	NOP No Operation		1	1	None
		NOPR	PR No Operation		1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
50	DECER	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software device Reset Return from interrupt	1	1	None
60 61	RETFIE	RETFIE	#lit10,Wn	Return with literal in Wn	1	3 (2) 3 (2)	None None
62	RETURN	RETURN	π±±U±U,W11	Return from Subroutine	1	3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	#lit10,Wn	$Wn = Wn - Iit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,
		SUBR	f,WREG	WREG = WREG - f	1	1	C,DC,N,OV,
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,2
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,2
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,2
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

^{© 2011} Microchip Technology Inc.

29.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

29.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and of PIC[®] dsPIC® programming and Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP)[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to 3.6V
Voltage on VCAP with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

^{© 2011} Microchip Technology Inc.

30.1 DC Characteristics

TABLE 30-1: OPERATING MIPS VS. VOLTAGE

Characteristic			Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+155	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θ.	JA	W

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Note
Package Thermal Resistance, 44-pin QFN	θја	30	—	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE	30-4: I	DC TEMPERATURE AND VOL	TAGE SF	PECIFICA	TIONS	5			
DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
Operati	ng Voltag	e							
DC10	Supply V	/oltage							
	Vdd	—	3.0	_	3.6	V	Industrial and Extended		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—		V	—		
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	Vss	V	_		
DC17	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s		
DC18	VCORE	VDD Core ⁽³⁾ Internal regulator voltage	2.25	—	2.75	V	Voltage is dependent on load, temperature and		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

3: These parameters are characterized, but not tested in manufacturing.

Vdd

^{© 2011} Microchip Technology Inc.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units	Units Conditions				
Operating Cur	rent (IDD) ⁽²⁾							
DC20d	18	21	mA	-40°C				
DC20a	18	22	mA	+25°C	2.21/			
DC20b	18	22	mA	+85°C	- 3.3V	10 MIPS		
DC20c	18	25	mA	+125°C	1			
DC21d	30	35	mA	-40°C				
DC21a	30	34	mA	+25°C	3.3V	16 MIPS		
DC21b	30	34	mA	+85°C	3.3V	TO MIPS		
DC21c	30	36	mA	+125°C	1			
DC22d	34	42	mA	-40°C		20 MIPS		
DC22a	34	41	mA	+25°C	3.3V			
DC22b	34	42	mA	+85°C	3.3V	20 101195		
DC22c	35	44	mA	+125°C	1			
DC23d	49	58	mA	-40°C				
DC23a	49	57	mA	+25°C	3.3V	30 MIPS		
DC23b	49	57	mA	+85°C	3.3V	30 IVIIF3		
DC23c	49	60	mA	+125°C				
DC24d	63	75	mA	-40°C				
DC24a	63	74	mA	+25°C	3.3V	40 MIPS		
DC24b	63	74	mA	+85°C	3.3V	40 101175		
DC24c	63	76	mA	+125°C	1			

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (I	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾					
DC40d	8	10	mA	-40°C					
DC40a	8	10	mA	+25°C		10 MIPS			
DC40b	9	10	mA	+85°C	3.3V	TO MIPS			
DC40c	10	13	mA	+125°C	1				
DC41d	13	15	mA	-40°C					
DC41a	13	15	mA	+25°C	3.3∨				
DC41b	13	16	mA	+85°C	3.3V	16 MIPS			
DC41c	13	19	mA	+125°C					
DC42d	15	18	mA	-40°C					
DC42a	16	18	mA	+25°C	3.3∨				
DC42b	16	19	mA	+85°C	3.3V	20 MIPS			
DC42c	17	22	mA	+125°C]				
DC43a	23	27	mA	+25°C					
DC43d	23	26	mA	-40°C	3.3∨				
DC43b	24	28	mA	+85°C	3.3V	30 MIPS			
DC43c	25	31	mA	+125°C					
DC44d	31	42	mA	-40°C					
DC44a	31	36	mA	+25°C	3.3∨	40 MIPS			
DC44b	32	39	mA	+85°C	3.3V	40 MIPS			
DC44c	34	43	mA	+125°C	1				

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2011 Microchip Technology Inc.

TABLE 30-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACI	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions				
Power-Down	Current (IPD) ⁽	2)						
DC60d	24	68	μΑ	-40°C				
DC60a	28	87	μA	+25°C	2.21/	Base Power-Down Current ^(2,4)		
DC60b	124	292	μΑ	+85°C	3.3V	Base Power-Down Current		
DC60c	350	1000	μΑ	+125°C				
DC61d	8	13	μΑ	-40°C				
DC61a	10	15	μA	+25°C	2.21/	$M_{\rm restarb}$ de a Time en Currente Alure $\tau(3)$		
DC61b	12	20	μΑ	+85°C	3.3V	Watchdog Timer Current: ∆IwDT ⁽³⁾		
DC61c	13	25	μΑ	+125°C				

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 30-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	DC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No. Typical ⁽¹⁾ Max			Doze Ratio	Units		Conditions				
DC73a	20	50	1:2	mA						
DC73f	17	30	1:64	mA	-40°C	3.3V	40 MIPS			
DC73g	17	30	1:128	mA						
DC70a	20	50	1:2	mA		3.3V	40 MIPS			
DC70f	17	30	1:64	mA	+25°C					
DC70g	17	30	1:128	mA						
DC71a	20	50	1:2	mA						
DC71f	17	30	1:64	mA	+85°C	3.3V	40 MIPS			
DC71g	17	30	1:128	mA						
DC72a	21	50	1:2	mA						
DC72f	18	30	1:64	mA	+125°C	C 3.3V	40 MIPS			
DC72g	18	30	1:128	mA						

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min Typ ⁽¹⁾ M		Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	_	0.2 Vdd	V			
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1		
DI15		MCLR	Vss		0.2 Vdd	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss		0.2 Vdd	V			
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 Vdd	V	SMbus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss	_	0.8 Vdd	V	SMbus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	—	Vdd	V			
		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	5.5	V			
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	_	Vdd	V			
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V			
DI28		SDAx, SCLx	0.7 Vdd	_	5.5	V	SMbus disabled		
DI29		SDAx, SCLx	2.1	_	5.5	V	SMbus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS		

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	ARACTE	RISTICS	Standard Ope (unless other Operating tem	•			
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DI50	lıL	Input Leakage Current ^(2,3) I/O pins 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Vss ⊴VPiN ⊴VDD, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±1	μA	Vss ⊴VPIN ⊴VDD, Pin at high-impedance, 40°C ≤ Ta ≤+85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins, 40°C ≤TA ≤+85°C
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	-	±8	μA	Analog pins shared with external reference pins, -40°C ≤TA ≤+125°C
DI55		MCLR	—	—	±2	μA	Vss ≤Vpin ≤Vdd
DI56		OSC1	—	—	±2	μA	Vss ≤VPIN ≤VDD, XT and HS modes

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.
- 6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH/	ARACTER	RISTICS	Standard Oper (unless otherw Operating temp				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DI60a	licl	Input Low Injection Current	0		₋₅ (5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB14
DI60b	ІІСН	Input High Injection Current	0		+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB14, and digital 5V-tol- erant designated pins
DI60c	∑іст	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾		+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins (IICL + IICH) ≤∄ICT

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- **5:** VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

^{© 2011} Microchip Technology Inc.

IABLE	TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS									
DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions							
	Vol	Output Low Voltage								
DO10		I/O ports	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V			
DO16		OSC2/CLKO	—		0.4	V	IOL = 2 mA, VDD = 3.3V			
	Vон	Output High Voltage								
DO20		I/O ports	2.40		—	V	IOH = -2.3 mA, VDD = 3.3V			
DO26		OSC2/CLKO	2.41		—	V	IOH = -1.3 mA, VDD = 3.3V			

TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS		(unless otherw	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low BOR event is tied to VDD core voltage decrease		2.40		2.55	V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHA	DC CHARACTERISTICS			-	ise state	nditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
		Program Flash Memory						
D130a	Eр	Cell Endurance	10,000	—	—	E/W	-40° C to +125° C	
D131	Vpr	VDD for Read	VMIN	—	3.6	V	Vмin = Minimum operating voltage	
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	Vмın = Minimum operating voltage	
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	—	mA		
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, TA = +85°C, See Note 2	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, TA = +125°C, See Note 2	
D137a	TPE	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2	
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, TA = +85°C, See Note 2	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See Note 2	

TABLE 30-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 30-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low series resistance (< 5 Ohms)		

^{© 2011} Microchip Technology Inc.

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters.

TABLE 30-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
	-40°C ≤TA ≤+125°C for Extended						
	Operating voltage VDD range as described in Table 30-1.						

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode






TABLE 30-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC		40	MHz	EC		
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS SOSC		
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25	_	DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	_	0.625 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	_	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2		ns	—		
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	—	ns	—		
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: Instruction cycle period (TcY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

TABLE 30-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS	Standard Operating		ure -40°	C ≤TA ≤+	-85°C foi	(unless otherwise stated) r Industrial pr Extended
Param No. Symbol Characteris		tic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controll Oscillator (VCO) Inpu Frequency Range		0.8	_	8	MHz	ECPLL, HSPLL, XTPLL modes
OS51	Fsys	On-Chip VCO Syster Frequency	n	100		200	MHz	—
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	mS	—
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾		-3	0.5	3	%	Measured over 100 ms period

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula::

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

TABLE 30-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Characteristic		Тур	Max	Units	Conditions			
	Internal FRC Accuracy @	7.3728	MHz ⁽¹⁾						
F20a	FRC	-2	—	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V			
F20b	FRC	-5	—	+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 3.0-3.6V		

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 30-19: INTERNAL RC ACCURACY

АС СН/	ARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
	LPRC @ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0-3.6V				
F21b	LPRC	-30	—	+30	%	% $-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V				

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 30-3: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 30-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Ope (unless other Operating tem	wise state	ed) -40°C ≤	Ta ≤+85°	3.6V °C for Inc 5°C for E	
Param No. Symbol Character			ristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO31	TIOR	Port Output Rise Tim	е	—	10	25	ns	—
DO32	TIOF	Port Output Fall Time	9	—	10	25	ns	—
DI35	TINP	INTx Pin High or Low	/ Time (input)	20	_		ns	_
DI40	TRBP CNx High or Low Time (input)			2		_	Тсү	_

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

^{© 2011} Microchip Technology Inc.






TABLE 30-21:	RESET, WATCHDOG TIMER,	OSCILLATOR ST	TART-UP TIMER,	POWER-UP TIMER
	TIMING REQUIREMENTS			

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions			
SY10	TMCL	MCLR Pulse-Width (low)	2	_		μs	-40°C to +85°C			
SY11	Tpwrt	Power-up Timer Period	_	2 4 8 16 32 64 128		ms	-40°C to +85°C User programmable			
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C			
SY13	Tioz	I/O H <u>igh-Im</u> pedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs				
SY20	Twdt1	Watchdog Timer Time-out Period	_	—	—	—	See Section 27.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 30-19)			
SY30	Тозт	Oscillator Start-up Timer Period	—	1024 Tosc		—	Tosc = OSC1 period			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μs	-40°C to +85°C			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

^{© 2011} Microchip Technology Inc.

FIGURE 30-5: TIMER1, 2, 3 AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 30-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

AC CH	ARACTERIS	TICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchron no presc		Tcy + 20		—	ns	Must also meet parameter	
			Synchro with pres		(Tcy + 20)/N		—	ns	TA15. N = pres- cale value	
			Asynchro	onous	20		—	ns	(1, 8, 64, 256)	
TA11	ΤτxL	TxCK Low Time	Synchron no preso		(TCY + 20)	_	—	ns	Must also meet parameter	
			Synchro with pres		(Tcy + 20)/N	_	—	ns	TA15. N = pres- cale value	
			Asynchro	onous	20	_	—	ns	(1, 8, 64, 256)	
TA15	ΤτχΡ	TxCK Input Period	Synchron no presc		2 Tcy + 40	_	—	ns	—	
			Synchron with pres		Greater of: 40 ns or (2 Tcy + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)	
			Asynchro	onous	40	_	—	ns	—	
OS60	Ft1	SOSCI/T1CK Osc frequency Range enabled by setting (T1CON<1>))	(oscillator		DC		50	kHz	_	
TA20	TCKEXTMRL	Delay from Extern Edge to Timer Inc		Clock	0.75 Tcy + 40		1.75 Tcy + 40	_		

Note 1: Timer1 is a Type A.

AC CH	ARACTERIS	TICS	(unles	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Chara	cteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (TcY + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from Clock Edge Increment	External TxCK to Timer	0.75 Tcy + 40	—	1.75 Tcy + 40	ns		

TABLE 30-23: TIMER2 AND TIMER 4 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	RACTERIST	TICS	(unle	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No. Symbol Characteristic			teristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	—	_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	_	—	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period Synchronous with prescale			_	_	ns	N = prescale value (1, 8, 64, 256)	
TC20	TC20 TCKEXTMRL Delay from External TxCK Clock Edge to Timer Incre ment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

^{© 2011} Microchip Technology Inc.

FIGURE 30-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 30-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	(unless otherwis	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions			
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	_			
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions						
OC10	TccF	OCx Output Fall Time	— — — ns See parameter D032						
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031						

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 30-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions					
OC15	Tfd	Fault Input to PWM I/O Change	_		Tcy + 20	ns	_	
OC20	TFLT	Fault Input Pulse-Width	Tcy + 20	_	—	ns	—	

Note 1: These parameters are characterized but not tested in manufacturing.

^{© 2011} Microchip Technology Inc.

AC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 Mhz	Table 30-29	—	—	0,1	0,1	0,1		
9 Mhz	—	Table 30-30	—	1	0,1	1		
9 Mhz	_	Table 30-31	—	0	0,1	1		
15 Mhz	_	—	Table 30-32	1	0	0		
11 Mhz	_	—	Table 30-33	1	1	0		
15 Mhz	_	—	Table 30-34	0	1	0		
11 Mhz	_	—	Table 30-35	0	0	0		

TABLE 30-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS





FIGURE 30-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS



DS70292E-page 342

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SP10	TscP	Maximum SCK Frequency	—	—	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time		—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—		ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—	

TABLE 30-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

^{© 2011} Microchip Technology Inc.




FIGURE 30-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS


TABLE 30-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency			9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.







TABLE 30-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP10	TscP	Maximum SCK Frequency	_	—	9	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time		—	—	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_		—	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.






TABLE 30-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS


АС СНА		rics	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Min Typ ⁽²⁾ Max		Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time		_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	—	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	—	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	—	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	—
SP51	TssH2doZ	SSx	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

^{© 2011} Microchip Technology Inc.







TABLE 30-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА		rics	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max U			Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	—		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	—	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.







TABLE 30-34: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max			Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—	_	15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	SSx ↓to SCKx ↑ or SCKx Input	120	—	—	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.






TABLE 30-35: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max			Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—		-	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		-	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10		50	ns	_	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.


3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specificiation.

^{© 2011} Microchip Technology Inc.









AC CHA	RACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Charact	teristic	Min ⁽¹⁾	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)		μs	_	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM11	THI:SCL	Clock High Time	100 kHz mode	TCY/2 (BRG + 1)	—	μs	—	
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽²⁾	40	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽²⁾	0.2	_	μs		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	Only relevant for	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	After this period the	
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	_	
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μs	-	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	-	
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	ns	_	
		Hold Time	400 kHz mode	TCY/2 (BRG + 1)		ns	-	
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		ns	-	
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_	
		From Clock	400 kHz mode	_	1000	ns		
			1 MHz mode ⁽²⁾	—	400	ns	—	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be	
			400 kHz mode	1.3		μs	free before a new	
			1 MHz mode ⁽²⁾	0.5		μs	transmission can start	
IM50	Св	Bus Capacitive L			400	pF	-	
IM51	Tpgd	Pulse Gobbler De		65 nerator. Refer to Sec	390	ns	See Note 3	

TABLE 30-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.







FIGURE 30-20: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ forExtended				
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	-	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	_	μs	—	
IS11	THI:SCL Clock	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	—	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽¹⁾	100	_	ns		
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μs	_	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25	_	μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μs	After this period, the first	
		Hold Time	400 kHz mode	0.6		μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	_	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs		
		Setup Time	400 kHz mode	0.6	_	μS		
			1 MHz mode ⁽¹⁾	0.6		μS		
IS34	THD:ST	Stop Condition	100 kHz mode	4000	_	ns		
	0	Hold Time	400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	250		ns	-	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	_	
		From Clock	400 kHz mode	0	1000	ns	4	
			1 MHz mode ⁽¹⁾	0	350	ns	4	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free	
	I BF:SDA		400 kHz mode	1.3		μs μs	before a new transmission	
			1 MHz mode ⁽¹⁾	0.5		μs μs	can start	
IS50	Св	Bus Capacitive Lo		0.0	400	μs pF	_	
Note 1:		m pin capacitance	<u>,</u>					

TABLE 30-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)




FIGURE 30-21: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING CHARACTERISTICS

TABLE 30-38		MULTI-CHANNEL	I ² S MODES	TIMING REQUIREMENTS
IADEE 30-30.	DOIMODOLL			

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20			ns	_
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30	—	—	ns	—
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20	_	_	ns	_
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30	_		ns	_
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)		10	25	ns	_
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)		10	25	ns	_
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾	—	10	25	ns	_
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾		10	25	ns	
CS35	Tdv	Clock Edge to CSDO Data Valid	-	—	10	ns	_
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10	—	20	ns	
CS40	Tcsdi	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	—	_	ns	_
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	_	10	25	ns	See Note 1
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	See Note 1
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—	_	ns	
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	—		ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 30-22: DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Max	Units	Conditions		
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	—		
CS61	Твсікн	BIT_CLK High Time	36	40.7	45	ns	—		
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input		
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	_	_	10	ns	_		
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	_	—	10	ns	_		
CS70	TSYNCLO	SYNC Data Output Low Time	_	19.5	_	μs	See Note 1		
CS71	TSYNCHI	SYNC Data Output High Time	_	1.3	_	μs	See Note 1		
CS72	TSYNC	SYNC Data Output Period	_	20.8		μs	See Note 1		
CS75	TRACL	Rise Time, SYNC, SDATA_OUT	_	—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	—	30	ns	CLOAD = 50 pF, VDD = 3V		
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK		_	15	ns	_		

TABLE 30-39: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{© 2011} Microchip Technology Inc.

FIGURE 30-23: ECAN™ MODULE I/O TIMING CHARACTERISTICS




TABLE 30-40: ECAN[™] MODULE I/O TIMING REQUIREMENTS

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition					
CA10	TioF	Port Output Fall Time	—		_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	—	—	—	ns	See parameter D031	
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120			ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
			Device	Supply	/					
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	_			
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—			
			Reference	ce Inpu	ts					
AD05	Vrefh	Reference Voltage High	AVss + 2.5		AVdd	V				
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0			
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD – 2.5	V				
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0			
AD07	Vref	Absolute Reference Voltage	2.5	_	3.6	V	Vref = Vrefh - Vrefl			
AD08	IREF	Current Drain	—	_	10	μΑ	ADC off			
AD09	IAD	Operating Current	—	7.0	9.0	mA	ADC operating in 10-bit mode, see Note 1			
			—	2.7	3.2	mA	ADC operating in 12-bit mode, see Note 1			
			Analog	g Input						
AD12	Vinh	Input Voltage Range Vinн	VINL		Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input			
AD13	VINL	Input Voltage Range VINL	Vrefl		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input			
AD17	Rin	Recommended Imped- ance of Analog Voltage Source		_	200 200	Ω Ω	10-bit ADC 12-bit ADC			

TABLE 30-41: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-		
AD20a	Nr	Resolution ⁽¹⁾	1:	2 data bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2	— +2 LSb		LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD23a	Gerr	Gain Error	—	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD24a	EOFF	Offset Error	—	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
AD25a	—	Monotonicity	—	—		—	Guaranteed		
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal	VREF+/VREF-		
AD20a	Nr	Resolution ⁽¹⁾	1:	2 data bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V		
AD25a	—	Monotonicity	—	—	_		Guaranteed		
		Dynamic	Performa	ince (12	-bit Mod	e)			
AD30a	THD	Total Harmonic Distortion		—	-75	dB			
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_		
AD32a	SFDR	Spurious Free Dynamic Range	80	—	_	dB	_		
AD33a	Fnyq	Input Signal Bandwidth	—	—	250	kHz			
AD34a	ENOB	Effective Number of Bits	11.09	11.3		bits			


TABLE 30-42: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3V) or VIL source < (Vss - 0.3V).

AC CHARACTERISTICS			(unless	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
		ADC Accuracy (10-bit Mode	e) – Meas	urement	ts with e	xternal	VREF+/VREF-			
AD20b	Nr	Resolution ⁽¹⁾	1) data bi	ts	bits				
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
AD23b	Gerr	Gain Error	-	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
AD24b	EOFF	Offset Error	_	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
AD25b	_	Monotonicity	_	—	—	—	Guaranteed			
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with i	nternal	VREF+/VREF-			
AD20b	Nr	Resolution ⁽¹⁾	10) data bi	ts	bits				
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
AD25b	_	Monotonicity	—	—		_	Guaranteed			
		Dynamic	Performa	nce (10-	-bit Mod	e)				
AD30b	THD	Total Harmonic Distortion	_	—	-64	dB				
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	_			
AD32b	SFDR	Spurious Free Dynamic Range	72	—	—	dB	_			
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz	—			
AD34b	ENOB	Effective Number of Bits	9.16	9.4	_	bits				

TABLE 30-43: ADC MODULE SPECIFICATIONS (10-BIT MODE) Г

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.



AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ ⁽²⁾ Max. Units Conditions							
Clock Parameters ⁽¹⁾										
AD50	Tad	ADC Clock Period	117.6	—	_	ns	—			
AD51	tRC	ADC Internal RC Oscillator Period	—	250		ns	_			
Conversion Rate										
AD55	t CONV	Conversion Time	_	14 Tad		ns	—			
AD56	FCNV	Throughput Rate	—	—	500	ksps	—			
AD57	TSAMP	Sample Time	3 Tad	—	_	_	—			
		Timin	g Parame	eters						
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad		3 Tad	—	Auto convert trigger not selected			
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	_	3 Tad		_			
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad		_	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	_		20	μs	_			

TABLE 30-44: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on ADON bit (AD1CON1<15>) = '1'. During this time, the ADC result is indeterminate.

^{© 2011} Microchip Technology Inc.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04




FIGURE 30-26: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)




TABLE 30-45:	ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS
--------------	--

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min. Typ ⁽²⁾ Max. Units Conditions								
Clock Parameters ⁽¹⁾											
AD50	TAD	ADC Clock Period	76	_	_	ns	—				
AD51	tRC	ADC Internal RC Oscillator Period	_	250	_	ns	—				
		Con	version F	Rate							
AD55	tCONV	Conversion Time	_	12 Tad	_	—	—				
AD56	FCNV	Throughput Rate	_	—	1.1	Msps	—				
AD57	TSAMP	Sample Time	2 Tad	—	_	—	—				
		Timin	g Param	eters							
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	—	3 Tad	—	Auto-Convert Trigger not selected				
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	—	—				
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	—				
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μs	_				

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on ADON bit (AD1CON1<15>)= '1'. During this time, the ADC result is indeterminate.

TABLE 30-46: AUDIO DAC MODULE SPECIFICATIONS

AC/DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Min. Typ Max. Units			Conditions			
Clock Parameters										
DA01	VOD+	Positive Output Differential Voltage	1	1.15	2	V	Vod+ = Vdach – Vdacl See Note 1, 2			
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = VDACL – VDACH See Note 1, 2			
DA03	Vres	Resolution	—	16	_	bits	_			
DA04	Gerr	Gain Error	—	3.1	_	%	—			
DA08	FDAC	Clock frequency	—	_	25.6	MHz	—			
DA09	FSAMP	Sample Rate	0	—	100	kHz	_			
DA10	FINPUT	Input data frequency	0	_	45	kHz	Sampling frequency = 100 kHz			
DA11	TINIT	Initialization period	1024	_	_	Clks	Time before first sample			
DA12	SNR	Signal-to-Noise Ratio	_	61		dB	Sampling frequency = 96 kHz			

Note 1: Measured VDACH and VDACL output with respect to VSS, with 15 μ A load and FORM bit (DACXCON<8>) = 0.

2: This parameter is tested at -40°C ≤TA ≤85°C only.

^{© 2011} Microchip Technology Inc.

TABLE 30-47: COMPARATOR TIMING SPECIFICATIONS

AC CHA				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
300	TRESP	Response Time ^(1,2)	—	150	400	ns	—		
301	Тмс2оv	Comparator Mode Change to Output Valid ⁽¹⁾	—		10	μs	_		

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 30-48: COMPARATOR MODULE SPECIFICATIONS

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions							
D300	VIOFF	Input Offset Voltage ⁽¹⁾	—	±10	—	mV	—			
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	—	AVDD-1.5V	V	—			
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	_	—	dB	—			

Note 1: Parameters are characterized but not tested.


TABLE 30-49: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS			(unless oth	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions							
VR310	TSET	Settling Time ⁽¹⁾	10 μs							

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 30-50: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHAI	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min. Typ Max. Units C				Conditions	
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb		
VRD311	CVRAA	Absolute Accuracy	_	_	0.5	LSb	_	
VRD312	CVRUR	Unit Resistor Value (R)	_	2k	_	Ω		






TABLE 30-51: PARALLEL SLAVE PORT TIME SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditi			Conditions		
PS1	TdtV2wrH	Data in Valid before \overline{WR} or \overline{CS} Inactive (setup time)	20	—	_	ns	—	
PS2	TwrH2dtl	$\overline{\text{WR}}$ or $\overline{\text{CS}}$ Inactive to Data-In Invalid (hold time)	20	—	_	ns	—	
PS3	TrdL2dtV	\overline{RD} and \overline{CS} to Active Data-Out Valid	—	—	80	ns	—	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns	—	

^{© 2011} Microchip Technology Inc.




FIGURE 30-28: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 30-52: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	RACTERISTICS	Standard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for In $-40^{\circ}C \le TA \le +125^{\circ}C$ forExtended				
Param No.	Characteristic	Min. Typ Max. Units Condit				Conditions
PM1	PMALL/PMALH Pulse-Width	—	0.5 TCY	_	ns	_
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	
PM5	PMRD Pulse-Width	—	0.5 TCY	_	ns	_
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	—	ns	
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	5	ns	

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04




FIGURE 30-29: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 30-53: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust $-40^{\circ}C \le TA \le +125^{\circ}C$ for Exter				
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions
PM11	PMWR Pulse-Width	—	0.5 TCY	_	ns	
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	_	ns	—
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	—	ns	—
PM16	PMCSx Pulse-Width	TCY - 5	—		ns	—

TABLE 30-54: DMA READ/WRITE TIMING REQUIREMENTS

AC CHA	ARACTERISTICS	Standard O (unless oth Operating te	erwise stat	,		
Param No.	Characteristic	Min. Typ		Max.	Units	Conditions
DM1	DMA Read/Write Cycle Time	—	—	1 Tcy	ns	—

^{© 2011} Microchip Technology Inc.

NOTES:

31.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 30.0 "Electrical Characteristics"** for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 30.0 "Electrical Characteristics**" is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	-0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to VSS when $VDD \ge 3.0V^{(5)}$	-0.3V to 5.6V
Voltage on VCAP with respect to VSS	2.25V to 2.75V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽²⁾	
Maximum junction temperature	+155°C
Maximum output current sunk by any I/O pin ⁽³⁾	1 mA
Maximum output current sourced by any I/O pin ⁽³⁾	1 mA
Maximum current sunk by all ports combined	
Maximum current sourced by all ports combined ⁽²⁾	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx, and PGDx pins.
 - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

^{© 2011} Microchip Technology Inc.

31.1 High Temperature DC Characteristics

			Max MIPS
Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04
	3.0V to 3.6V	-40°C to +150°C	20

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+155	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD		Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(Tj - Ta)/θja			W

TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature				
Parameter No.	Symbol	Characteristic	Min Typ Max Units Condition				
Operating V	Voltage						
HDC10	HDC10 Supply Voltage						
	Vdd		3.0	3.3	3.6	V	-40°C to +150°C

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	perating Co erwise state emperature	d)	V to 3.6V +150°C for High Temperature	
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (Current (IPD)						
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current ^(1,3)	
HDC61c	3	5	μA	+150°C	3.3V	Watchdog Timer Current: $\Delta IWDT^{(2,4)}$	
Note 1. Bas	a lon is maas	ured with all	norinhorale a	and clocks sh		Os are configured as inputs and	

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-3. DO CHARACTERISTICO. DOZE CORRENT (IDOZE)										
DC CHARACTERISTICS Standard Opera Operating tempe				nerwise s	stated)		V for High Temperature			
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions					
HDC72a	39	45	1:2	mA						
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS			
HDC72g	18	25	1:128	mA						

TABLE 31-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 31-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions					
-	Vol	Output Low Voltage						
HDO10		I/O ports	—		0.4	V	IOL = 1 mA, VDD = 3.3V	
HDO16		OSC2/CLKO	—		0.4	V	IOL = 1 mA, VDD = 3.3V	
	Voh	Output High Voltage						
HDO20		I/O ports	2.40	—	—	V	Юн = -1 mA, VDD = 3.3V	
HDO26		OSC2/CLKO	2.41	—	—	V	Юн = -1 mA, VDD = 3.3V	

TABLE 31-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max			Units	Conditions	
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	—	—	E/W	-40° C to +150⁰C ⁽²⁾	
HD134	TRETD	Characteristic Retention	20	—	—	Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 31-1.						

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-9: PLL CLOCK TIMING SPECIFICATIONS

	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period	

Note 1: These parameters are characterized, but are not tested in manufacturing.

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35			ns	_		

TABLE 31-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 31-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature								
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_			
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	_	ns	—			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	—			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	_	ns	_			

Note 1: These parameters are characterized but not tested in manufacturing.

^{© 2011} Microchip Technology Inc.

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		l	35	ns	—		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	—		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	—		
HSP51	TssH2doZ	SSx	15	—	55	ns	See Note 2		

TABLE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature								
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions			
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	-		35	ns	_			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns	_			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_			
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2			
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_		55	ns	—			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 31-14: ADC MODULE SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No.SymbolCharacteristicMinTypMax		Max	Units	Conditions					
	Reference Inputs								
HAD08	IREF	Current Drain		250 —	600 50	μΑ μΑ	ADC operating, See Note 1 ADC off, See Note 1		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

-	AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (u Operating temperature-40°C ≤TA ≤+150°C for H									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
	ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾									
HAD20a	Da Nr Resolution ⁽³⁾ 12 data bits					bits	—			
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V			
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24a	EOFF	Offset Error	-3	—	5	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- ⁽¹⁾			
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	ts	bits	—			
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
HAD24a	EOFF	Offset Error	2		10	LSb	VINL = AVSS = 0V, AVDD = 3.6V			
		Dynamic I	Performa	nce (12	-bit Mode	e) ⁽²⁾				
HAD33a	Fnyq	Input Signal Bandwidth	_	—	200	kHz				

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

-	AC TERISTICS	Standard Operating Conc Operating temperature -4					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
		C Accuracy (10-bit Mode)	Moasu	romonts	with Ex	tornal V	
HAD20b	Nr	Resolution ⁽³⁾		0 data bi		bits	
HAD21b	INL	Integral Nonlinearity	-3		3	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1		< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23b	Gerr	Gain Error	-5		6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
HAD24b	EOFF	Offset Error	-1		5	LSb	Vinl = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V
	AD	C Accuracy (10-bit Mode)	– Measu	rements	s with In	ternal V	REF+/VREF- ⁽¹⁾
HAD20b	Nr	Resolution ⁽³⁾	1	0 data bi	ts	bits	—
HAD21b	INL	Integral Nonlinearity	-2	_	2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD23b	Gerr	Gain Error	-5	_	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD24b	EOFF	Offset Error	-1.5	_	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
	•	Dynamic Pe	erformar	nce (10-b	oit Mode	(2)	•
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz	—

TABLE 31-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 31-17: /	ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS
----------------	------------------	-------------	-----------------------

CHARAC	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Conditions				
Clock Parameters							
HAD50	Tad	ADC Clock Period ⁽¹⁾	147	_	_	ns	
HAD50	TAD		147 version R	ate		ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 31-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature					
Param No.	Symbol	Characteristic	Characteristic Min Typ Max Units Condit				Conditions
		Cloc	k Parame	ters			
HAD50	Tad	ADC Clock Period ⁽¹⁾	104	—	—	ns	—
	Conversion Rate						
HAD56	FCNV	Throughput Rate ⁽¹⁾	—	_	800	Ksps	—

Note 1: These parameters are characterized but not tested in manufacturing.

^{© 2011} Microchip Technology Inc.

NOTES:

32.0 PACKAGING INFORMATION


28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example




Example



Example



Example



Week code (week of January 1 is week '01') NNN Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) (e3) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. Note: If the full Microchip part number cannot be marked on one line, it is carried over to the next


line, thus limiting the number of available characters for customer-specific information.

© 2011 Microchip Technology Inc.

32.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	—	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLMETERS		
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	—	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D		17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	¢	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dimens	sion Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

^{© 2011} Microchip Technology Inc.









	Units		MILLIMETERS		
Dime	ension Limits	MIN	NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

^{© 2011} Microchip Technology Inc.



44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

	Units		MILLIMETERS		
Dim	nension Limits	MIN	NOM	MAX	
Number of Leads	N		44		
Lead Pitch	e		0.80 BSC		
Overall Height	A	_	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Linite		MILLIM	ETEDS	
	Units			1
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

^{© 2011} Microchip Technology Inc.

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (September 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams"). Add External Interrupts column and Note 3 to the "dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Controller Families" table.
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1, and PMD0 through PMPD7 (Table 1-1).
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx"). IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx"). IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx").
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 7-1).
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources". Updated TUN<5:0> (OSCTUN<5:0>) bit description (see
	Register 8-4).
Section 20.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 20-3.
Section 26.0 "Special Features"	Added Note 2 to Figure 26-1. Added Note after second paragraph in Section 26.2 "On-Chip Voltage Regulator".
Section 29.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 29-1. Updated typical values in Thermal Packaging Characteristics in
	Table 29-3.
	Added parameters DI11 and DI12 to Table 29-9.
	Updated minimum values for parameters D136 (Trw) and D137 (TPE) and removed typical values in Table 29-12.
	Added Extended temperature range to Table 29-13.
	Updated parameter AD63 and added Note 3 to Table 29-40 and Table 29-41.

Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, 16-Bit Digital Signal Controllers	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated the Reset values for IPC14 and IPC15 and removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-21).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-33).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Configuration	Added Note 1 and Note 2 to the OSCON register (see Register 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 " System Clock Sources ".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

Downloaded from Arrow.com.

Section Name	Update Description
Section 10.0 "Power-Saving Features"	 Added the following registers: PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2)
Section 11.0 "I/O Ports"	 PMD3: Peripheral Module Disable Control Register 3 (Register 10-3) Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality. Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the Notes in the UxMode register (see Register 18-1). Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 21.0 "10-Bit/12-Bit Analog- to-Digital Converter (ADC)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8).
Section 22.0 "Audio Digital-to- Analog Converter (DAC)"	Updated the midpoint voltage in the last sentence of the first paragraph. Updated the voltage swing values in the last sentence of the last paragraph in Section 22.3 "DAC Output Format" .
Section 23.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).
Section 24.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).
Section 27.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 27-1). Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 30-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 30-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 30-7).
	Updated Characteristics for I/O Pin Input Specifications and added parameter DI21 (see Table 30-9).
	Updated Program Memory values for parameters 136, 137, and 138 (renamed to 136a, 137a, and 138a), added parameters 136b, 137b, and 138b, and added Note 2 (see Table 30-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 30-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 30-21).
	Updated the IREF Current Drain parameter AD08 (see Table 30-37).
	Updated parameters AD30a, AD31a, AD32a, AD33a, and AD34a (see Table 30-38)
	Updated parameters AD30b, AD31b, AD32b, AD33b, and AD34b (see Table 30-39)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision D (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	Added information on high temperature operation (see " Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Updated the ADC block diagrams (see Figure 21-1 and Figure 21-2).
Section 22.0 "Audio Digital-to-Analog Converter (DAC)"	Removed last sentence of the first paragraph in the section. Added a shaded note to Section 22.2 "DAC Module Operation" . Updated Figure 22-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 27.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 27.1 "Configuration Bits" . Updated the Device Configuration Register Map (see Table 27-1).
Section 30.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4. Removed parameters DI26, DI28, and DI29 from the I/O Pin Input
	Specifications (see Table 30-9). Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 30-12).
	Removed Table 30-43: Audio DAC Module Specifications. Original contents were updated and combined with Table 30-42 of the same name.
Section 31.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

^{© 2011} Microchip Technology Inc.

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-Bit Digital Signal Controllers"	The high temperature end range was updated to +150°C (see "Operating Range:").
Section 2.0 "Guidelines for Getting Started with 16-Bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
	Added Note 1 to the ACLKCON: Auxiliary Control Register (see Register 9-5).
Section 21.0 "10-Bit/12-Bit Analog-to- Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 21-1 and Figure 21-2).
Section 27.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 27.1 "Configuration Bits ".
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 27-2).

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 30-2).
	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 30-4).
	Updated all typical and maximum Operating Current (IDD) values (see Table 30-5).
	Updated all typical and maximum Idle Current (IIDLE) values (see Table 30-6).
	Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 30-7).
	Updated all typical Doze Current (Idoze) values (see Table 30-8).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Inpu Specifications (see Table 30-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accurac (see Table 30-18).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 30-17)
	Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 30-19).
	Updated the characteristic description for parameter DI35 in the I/C Timing Requirements (see Table 30-20).
	Updated <i>all</i> SPI specifications (see Table 30-28 through Table 30-3 and Figure 30-9 through Figure 30-16)
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 30-41).
	Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 30-42).
	Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 30-43).
	Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 30-52).
	Added DMA Read/Write Timing Requirements (see Table 30-54).

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

^{© 2011} Microchip Technology Inc.

Section Name	Update Description
Section 31.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 31-2).
	Updated the ADC Module Specifications (12-bit Mode) (see Table 31-14).
	Updated the ADC Module Specifications (10-bit Mode) (see Table 31-15).
"Product Identification System"	Updated the end range temperature value for H (High) devices.

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

INDEX

Α

A/D Converter
DMA253
Initialization253
Key Features253
AC Characteristics
ADC Module
ADC Module (10-bit Mode) 371
ADC Module (12-bit Mode) 371
Internal RC Accuracy 332
Load Conditions 330, 368
ADC Module
ADC11 Register Map 51
Alternate Interrupt Vector Table (AIVT)87
Arithmetic Logic Unit (ALU)
Assembler
MPASM Assembler
В
- Derrel Shifter 25
Barrel Shifter
Bit-Reversed Addressing
Example
Implementation
Sequence Table (16-Entry)
Block Diagrams 16-bit Timer1 Module
A/D Module
Connections for On-Chip Voltage Regulator
DCI Module
Device Clock
DSP Engine
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04,
and dsPIC33FJ128GPX02/X04
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04,
and dsPIC33FJ128GPX02/X04 CPU Core26
ECAN Module
Input Capture
Output Compare197
PLL143
Reset System79
Shared Port Structure159
SPI
Timer2 (16-bit)189
Timer2/3 (32-bit)191
UART
Watchdog Timer (WDT)

С

C Compilers	
MPLAB C18	
Clock Switching	151
Enabling	151
Sequence	151
Code Examples	
Erasing a Program Memory Page	77
Initiating a Programming Sequence	
Loading Write Buffers	
Port Write/Read	160
PWRSAV Instruction Syntax	153
Code Protection	299, 305
Comparator Module	
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	160

CPU	
Control Register	28
CPU Clocking System	142
PLL Configuration	143
Selection	142
Sources	142
Customer Change Notification Service	397
Customer Notification Service	397
Customer Support	397

D

Data Accumulators and Adder/Subtracter	33
Data Space Write Saturation	
Overflow and Saturation	
Round Logic	34
Write Back	34
Data Address Space	39
Alignment	39
Memory Map for dsPIC33FJ128GP202/204	
and dsPIC33FJ64GP202/204	
Devices with 8 KB RAM	41
Memory Map for dsPIC33FJ128GP802/804	
and dsPIC33FJ64GP802/804	
Devices with 16 KB RAM	42
Memory Map for dsPIC33FJ32GP302/304 Devices	
with 4 KB RAM	40
Near Data Space	
Software Stack	
Width	
Data Converter Interface (DCI) Module	
DC Characteristics	
Doze Current (IDOZE)	
High Temperature	200
I/O Pin Input Specifications	
I/O Pin Output	367
I/O Pin Output Specifications	
Idle Current (IDOZE)	
Idle Current (IIDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	
Power-Down Current (IPD)	
Power-down Current (IPD)	
Program Memory 329,	367
Temperature and Voltage	
Temperature and Voltage Specifications	
Thermal Operating Conditions	366
DCI	
Introduction	247
DCI Module	
Register Map	56
Development Support	
DMA Module	
DMA Register Map	52
DMAC Registers	
DMAXCNT	
DMAxCON	
DMAxPAD	131
DMAxREQ	
DMAXSTA	
DMAXSTB	
Doze Mode	
DSP Engine	
Multiplier	
	55

© 2011 Microchip Technology Inc.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

Е

ECAN Module	
CiBUFPNT1 register233	
CiBUFPNT2 register234	
CiBUFPNT3 register	
CiBUFPNT4 register	
CiCFG1 register	
CiCFG2 register	
CiCTRL1 register	
CiCTRL2 register	
CiEC register	
CiFCTRL register	
CiFIFO register	
CiFMSKSEL1 register	
CiFMSKSEL2 register	
CilNTE register	
CilNTF register	
CiRXFnEID register	
CiRXFnSID register236	
CiRXFUL1 register	
CiRXFUL2 register	
CiRXMnEID register	
CiRXMnSID register239	
CiRXOVF1 register241	
CiRXOVF2 register241	
CiTRmnCON register	
CiVEC register	
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)54	
ECAN1 Register Map (C1CTRL1.WIN = 0)	
ECAN1 Register Map (C1CTRL1.WIN = 1)	
Frame Types	
Overview	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) Acceptance Filter Extended Identifier Register n 233 Acceptance Filter Mask Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) Acceptance Filter Extended Identifier Register n 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) Acceptance Filter Extended Identifier Register n 233 Acceptance Filter Mask Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) Acceptance Filter Extended Identifier Register n 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 236 Baud Rate Configuration Register 1 (CiCFG1) 231	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 237 Acceptance Filter Mask Extended Identifier Register n 239 Acceptance Filter Mask Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 239 Acceptance Filter Standard Identifier Register n 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFCTRL) 227	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 227	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 15-8 Mask Selection Register (CiFMSKSEL2) 238	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 234	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 15-8 Mask Selection Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 234 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 234 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 234	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 234 Filter 7-0 Mask Selection Register (CiBUFPNT2) 234 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 234 Interrupt Code Register (CiVEC) 226 Interrupt Enable Register (CiNTE) 230	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 234 Interrupt Code Register (CiVEC) 226 Interrupt Enable Register (CiNTF)	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT4) 234 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Interrupt Code Register (CiVEC) 226 Interrupt Enable Register (CiNTF) 230 Interrupt Flag Register (CiNTF) 230 Interrupt Flag Register (CiNTF) 230	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 13-8 Mask Selection Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Hiter 7-0 Mask Selection Register (CiBUFPNT3) 234 Interrupt Code Register (CiNTE) 230 Interrupt Flag Register (CiINTF) 230 Interrupt Flag Register (CiINTF) 230<	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 15-8 Mask Selection Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Hitter 7-0 Mask Selection Register (CiBUFPNT3) 234 Interrupt Code Register (CiVEC) 226 Interrupt Code Register (CiNTF) 230 Interrupt Flag Register (CiNTF) 229 </td <td></td>	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Interrupt Code Register (CiNTE) 234 Interrupt Code Register (CiNTF) 230 Interrupt Flag Register (CiINTF) 230 Interrupt Flag Register (CiINTF) 230	
Overview 221 ECAN Registers Acceptance Filter Enable Register (CiFEN1) 233 Acceptance Filter Extended Identifier Register n (CiRXFnEID) 237 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 239 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 236 Baud Rate Configuration Register 1 (CiCFG1) 231 Baud Rate Configuration Register 2 (CiCFG2) 232 Control Register 1 (CiCTRL1) 224 Control Register 2 (CiCTRL2) 225 FIFO Control Register (CiFIFO) 228 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 233 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 235 Filter 15-8 Mask Selection Register (CiBUFPNT4) 235 Filter 7-0 Mask Selection Register (CiBUFPNT3) 234 Hitter 7-0 Mask Selection Register (CiBUFPNT3) 234 Interrupt Code Register (CiVEC) 226 Interrupt Code Register (CiNTF) 230 Interrupt Flag Register (CiNTF) 229 </td <td></td>	

Electrical Characteristics	
Enhanced CAN Module	
Equations	
Device Operating Frequency 14	2
Errata1	
F	
-	
Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	
	9
Н	
High Temperature Electrical Characteristics	5
	-
1	
I/O Ports	
Parallel I/O (PIO) 15	
Write/Read Timing 16	0
I ² C	
Operating Modes 20	
Registers 20	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	
Input Change Notification	
File Register Instructions	
Fundamental Modes Supported	
MAC Instructions	
MCU Instructions	
Move and Accumulator Instructions	
Other Instructions6	
Instruction Set	
Overview	2
Summary 30	9
Instruction-Based Power-Saving Modes 15	3
Idle	
Sleep	3
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IECx	
9 INTCON1	
INTCON2	-
IPCx	
Interrupt Setup Procedures	
Initialization	
Interrupt Disable	
Interrupt Service Routine	
Trap Service Routine 12	
Interrupt Vector Table (IVT)	7
Interrupts Coincident with Power Save Instructions 15	4
J	
-	-
JTAG Boundary Scan Interface	
JTAG Interface	5

R

Μ

Memory Organization				
Microchip Internet Web Site				
Modes of Operation				
Disable				
Initialization				
Listen All Messages 223				
Listen Only 223				
Loopback				
Normal Operation223				
Modulo Addressing65				
Applicability				
Operation Example65				
Start and End Address65				
W Address Register Selection65				
MPLAB ASM30 Assembler, Linker, Librarian				
MPLAB Integrated Development Environment Software317				
MPLAB PM3 Device Programmer				
MPLAB REAL ICE In-Circuit Emulator System				
MPLINK Object Linker/MPLIB Object Librarian				

Ν

NVM Module
Register Map62
0
Open-Drain Configuration160
Output Compare 197
Р
Packaging
Details
Marking
Peripheral Module Disable (PMD)
Pinout I/O Descriptions (table)
PMD Module
Register Map62
PORTA
Register Map 60, 61
PORTB
Register Map61
Power-on Reset (POR)
Power-Saving Features153
Clock Frequency and Switching153
Program Address Space
Construction68
Data Access from Program Memory Using
Program Space Visibility71
Data Access from Program Memory Using
Table Instructions70
Data Access from, Address Generation69
Memory Map
Table Read Instructions
TBLRDH70
TBLRDL
Visibility Operation71
Program Memory
Interrupt Vector
Organization
Reset Vector

IX	
Reader Response	. 398
Register Map	
CRC	60
Dual Comparator	
Parallel Master/Slave Port	
Real-Time Clock and Calendar	
Registers	00
5	262
AD1CHS0 (ADC1 Input Channel 0 Select AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	
AD1CON3 (ADC1 Control 3)	
AD1CON4 (ADC1 Control 4) AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CIBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	237,
238	
CIINTE (ECAN Interrupt Enable)	
CiINTF (ECAN Interrupt Flag)	. 229
CiRXFnEID (ECAN Acceptance Filter n	007
	. 237
CiRXFnSID (ECAN Acceptance Filter n	000
Standard Identifier)	
CIRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	. 240
CiRXMnEID (ECAN Acceptance Filter Mask n	220
Extended Identifier) CiRXMnSID (ECAN Acceptance Filter Mask n	. 239
Standard Identifier)	220
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	
CiTRBnSID (ECAN Buffer n Standard Identifier)	
	243,
244, 246 CiTRmnCON (ECAN TX/RX Buffer m Control)	242
CiVEC (ECAN Interrupt Code)	
CLKDIV (Clock Divisor)	. 220 117
CORCON (Core Control)	. 147 0 02
DCICON1 (DCI Control 1)	
DCICON2 (DCI Control 2)	
DCICON3 (DCI Control 3)	
DCISTAT (DCI Status)	
DMACS0 (DMA Controller Status 0)	
DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1)	
DMACST (DMA Controller Status T) DMAxCNT (DMA Channel x Transfer Count)	
DMAXCON (DMA Channel x Transfer Count)	
DMAXCON (DMA Channel x Control) DMAxPAD (DMA Channel x Peripheral Address)	
DMAXEQ (DMA Channel x RQ Select)	
	. 100

DMAxSTA (DMA Channel x RAM Start Address A) 134
DMAxSTB (DMA Channel x RAM Start Address B) 134
DSADR (Most Recent DMA RAM Address)139
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status)211
IFS0 (Interrupt Flag Status 0)
IFS1 (Interrupt Flag Status 1)
IFS2 (Interrupt Flag Status 2)
IFS3 (Interrupt Flag Status 3)
IFS4 (Interrupt Flag Status 4) 103, 110
INTCON1 (Interrupt Control 1)94
INTCON2 (Interrupt Control 2)
INTTREG Interrupt Control and Status Register 127
IPC0 (Interrupt Priority Control 0)111
IPC1 (Interrupt Priority Control 1)
IPC11 (Interrupt Priority Control 11)121
IPC14 (Interrupt Priority Control 14)122
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)124
IPC17 (Interrupt Priority Control 17)
IPC18 (Interrupt Priority Control 18)126
IPC2 (Interrupt Priority Control 2)113
IPC3 (Interrupt Priority Control 3)114
IPC4 (Interrupt Priority Control 4) 115
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7)118
IPC8 (Interrupt Priority Control 8)119
IPC9 (Interrupt Priority Control 9)
NVMCON (Flash Memory Control)75
NVMKEY (Nonvolatile Memory Key)76
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control) 145
OSCTUN (FRC Oscillator Tuning) 149
PLLFBD (PLL Feedback Divisor) 148
PMD1 (Peripheral Module Disable
Control Register 1)155
PMD1 (Peripheral Module Disable Control Register 1)
155
PMD2 (Peripheral Module Disable
Control Register 2)156
PMD3 (Peripheral Module Disable
Control Register 3)
PxTCON (PWM Time Base Control)
RCON (Reset Control)80
RSCON (DCI Receive Slot Control)252
SPIxCON1 (SPIx Control 1) 203
SPIxCON2 (SPIx Control 2)
SPIxSTAT (SPIx Status and Control)
SR (CPU Status)
T1CON (Timer1 Control)188
TCxCON (Input Capture x Control)
TSCON (DCI Transmit Slot Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UxMODE (UARTx Mode)
UxSTA (UARTx Status and Control)218
Reset
Illegal Opcode79, 86
Trap Conflict
Uninitialized W Register
Reset Sequence
Resets

S
Serial Peripheral Interface (SPI)
Software Reset Instruction (SWR)
Software Simulator (MPLAB SIM)
Software Stack Pointer, Frame Pointer
CALLL Stack Frame 63
Special Features of the CPU 299
SPI Module
SPI1 Register Map 50
Symbols Used in Opcode Descriptions 310
System Control
Register Map 62
т
Temperature and Voltage Specifications
AC
Timer1
Timer2/3
Timing Characteristics
CLKO and I/O 333
Timing Diagrams
10-bit A/D Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 0,
SSRC<2:0> = 000)
10-bit A/D Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,
SAMC<4:0> = 00001)
12-bit A/D Conversion (ASAM = 0 ,
SSRC<2:0> = 000)
Brown-out Situations
DCI AC-Link Mode
DCI Multi -Channel, I ² S Modes
ECAN I/O

DCI Multi -Channel, I ² S Modes	. 349
ECAN I/O	
External Clock	. 331
I2Cx Bus Data (Master Mode)	. 345
I2Cx Bus Data (Slave Mode)	. 347
I2Cx Bus Start/Stop Bits (Master Mode)	. 345
I2Cx Bus Start/Stop Bits (Slave Mode)	. 347
Input Capture (CAPx)	. 338
OC/PWM	
Output Compare (OCx)	. 338
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	
SPIx Master Mode (CKE = 0)	. 340
SPIx Master Mode (CKE = 1)	. 341
SPIx Slave Mode (CKE = 0)	. 342
SPIx Slave Mode (CKE = 1)	. 343
Timer1, 2 and 3 External Clock	. 336
Timing Requirements	
ADC Conversion (10-bit mode)	. 372
ADC Conversion (12-bit Mode)	. 372
CLKO and I/O	. 333
DCI AC-Link Mode	
DCI Multi-Channel, I ² S Modes	. 350
External Clock	. 331
Input Capture	
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	. 369
SPIx Module Slave Mode (CKE = 0)	. 370
SPIx Module Slave Mode (CKE = 1)	. 370
Timing Specifications	
10-bit A/D Conversion Requirements	. 360
12-bit A/D Conversion Requirements	. 358

CAN I/O Requirements
I2Cx Bus Data Requirements (Slave Mode)
Output Compare Requirements
PLL Clock
QEI External Clock Requirements
QEI Index Pulse Requirements
Reset, Watchdog Timer, Oscillator Start-up Timer,
Power-up Timer and Brown-out
Reset Requirements
Simple OC/PWM Mode Requirements
SPIx Master Mode (CKE = 0) Requirements
SPIx Master Mode (CKE = 1) Requirements
SPIx Slave Mode (CKE = 0) Requirements
SPIx Slave Mode (CKE = 1) Requirements
Timer1 External Clock Requirements
Timer2 External Clock Requirements
Timer3 External Clock Requirements

U

UART Module UART1 Register Map
V
Voltage Regulator (On-Chip) 303
W
Watchdog Time-out Reset (WDTR)
Watchdog Timer (WDT) 299, 304
Programming Considerations
WWW Address

WWW, On-Line Support 14

^{© 2011} Microchip Technology Inc.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:		Total Pages Sent						
Fro								
	Telephone: ()							
Арр	Application (optional):							
Wo	uld you like a reply? Y N							
	vice: dsPIC33FJ32GP302/304, dsPIC33FJ128GPX02/X04 estions:	dsPIC33FJ64GPX02/X04, and Literature Number: DS70292E						
1.	What are the best features of this c	ocument?						
2.	How does this document meet you	r hardware and software development needs?						
3.	Do you find the organization of this	document easy to follow? If not, why?						
4.	What additions to the document do	you think would enhance the structure and subject?						
5.	What deletions from the document	could be made without affecting the overall usefulness?						
6.	Is there any incorrect or misleading	information (what and where)?						
7.	How would you improve this docun	nent?						

DS70292E-page 410

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

dsPIC 33 FJ 32 GP3 02 T E / SP - XXX Microchip Trademark Architecture Flash Memory Family Program Memory Size (KB) Product Group Pin Count Tape and Reel Flag (if applicable) Package Pattern			Examples: a) dsPIC33FJ32GP302-E/SP: General Purpose dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.	
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GP3	=	General Purpose family General Purpose family General Purpose family	
Pin Count:	02 04		28-pin 44-pin	
Temperature Range:	I E H	= = =	-40° C to+85° C (Industrial) -40° C to+125° C (Extended) -40° C to+150° C (High)	
Package:	SP SO ML MM PT	= = =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)	

٦

^{© 2011} Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820