- **2-V to 6-V V_{CC} Operation**
- **High-Current 3-State Parallel Register Outputs Can Drive Up To 15 LSTTL Loads**
- **Low Power Consumption, 80-μA Max I_{CC}**
- **Typical t_{pd} = 14 ns**
- **±6-mA Output Drive at 5 V**
- **Low Input Current of 1 μA Max**
- **8-Bit Counter With Register**
- **Counter Has Direct Clear**

SN54HC590A . . . J OR W PACKAGE
SN74HC590A . . . D, DW, OR N PACKAGE
(TOP VIEW)

Q_B	1	16 V_{CC}
Q_C	2	15 Q_A
Q_D	3	14 $\overline{OE}$
Q_E	4	13 RCLK
Q_F	5	12 $\overline{CCKEN}$
Q_G	6	11 CCLK
Q_H	7	10 $\overline{CCLR}$
GND	8	9 $\overline{RCO}$

SN54HC590A . . . FK PACKAGE
(TOP VIEW)

Top: Q_C Q_B NC V_{CC} Q_A (pins 3 2 1 20 19)

Q_D	4	18 $\overline{OE}$
Q_E	5	17 RCLK
NC	6	16 NC
Q_F	7	15 $\overline{CCKEN}$
Q_G	8	14 CCLK

Bottom: Q_H GND NC $\overline{RCO}$ $\overline{CCLR}$ (pins 9 10 11 12 13)

NC – No internal connection

description/ordering information

The 'HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear ($\overline{CCLR}$) and count-enable ($\overline{CCKEN}$) inputs. A ripple-carry output ($\overline{RCO}$) is provided for cascading. Expansion is accomplished easily for two stages by connecting $\overline{RCO}$ of the first stage to $\overline{CCKEN}$ of the second stage. Cascading for larger count chains can be accomplished by connecting $\overline{RCO}$ of each stage to the counter clock (CCLK) input of the following stage.

CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together, the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	PDIP – N	Tube of 25	SN74HC590AN	SN74HC590AN
	SOIC – D	Tube of 40	SN74HC590AD	HC590A
		Reel of 2500	SN74HC590ADR	
		Reel of 250	SN74HC590ADT	
	SOIC – DW	Tube of 40	SN74HC590ADW	HC590A
		Reel of 2000	SN74HC590ADWR	
−55°C to 125°C	CDIP – J	Tube of 25	SNJ54HC590AJ	SNJ54HC590AJ
	CFP – W	Tube of 150	SNJ54HC590AW	SNJ54HC590AW
	LCCC - FK	Tube of 55	SNJ54HC590AFK	SNJ54HC590AFK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

timing diagram

TIMING SEQUENCE
1. Clear Counter (asynchronous).
2. Count up: 0x01. Store 0x00 in register.
3. Inhibit counter clock ($\overline{\text{CCKEN}}$ = HIGH). Store 0x01 in register.
4. Count 0x02, 0x03.
5. 3-state the outputs
6. Count up: 0x04
7. Enable outputs.
8. Continue up: 0x05
9. Store 0x05 in register.
10. Continue counting: 0x06...0xFD, 0xFE, 0xFF, 0x00, etc.
11. Store 0x00 in register.

logic diagram (positive logic)

Pin numbers shown are for the D, DW, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... –0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) .... ±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) .... ±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) .... ±35 mA
Continuous current through V_{CC} or GND .... ±70 mA
Package thermal impedance, θ_{JA} (see Note 2): D package .... 73°C/W
DW package .... 57°C/W
N package .... 67°C/W
Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54HC590A			SN74HC590A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		2	5	6	2	5	6	V
V_{IH}	High-level input voltage	V_{CC} = 2 V	1.5			1.5			V
		V_{CC} = 4.5 V	3.15			3.15			
		V_{CC} = 6 V	4.2			4.2			
V_{IL}	Low-level input voltage	V_{CC} = 2 V			0.5			0.5	V
		V_{CC} = 4.5 V			1.35			1.35	
		V_{CC} = 6 V			1.8			1.8	
V_I	Input voltage		0		V_{CC}	0		V_{CC}	V
V_O	Output voltage		0		V_{CC}	0		V_{CC}	V
t_t‡	Input transition (rise and fall) time	V_{CC} = 2 V			1000			1000	ns
		V_{CC} = 4.5 V			500			500	
		V_{CC} = 6 V			400			400	
T_A	Operating free-air temperature		–55		125	–40		85	°C

‡ If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CCLK and RCLK inputs are not ensured while in the shift, count, or toggle operating modes.
NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V_{CC}	$T_A = 25°C$			SN54HC590A		SN74HC590A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -20\ \mu A$	2 V	1.9	1.998		1.9		1.9		V
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		$\overline{RCO}$, $I_{OH} = -4\ mA$	4.5 V	3.98	4.3		3.7		3.84		
		Q_A–Q_H, $I_{OH} = -6\ mA$		3.98	4.3		3.7		3.84		
		$\overline{RCO}$, $I_{OH} = -5.2\ mA$	6 V	5.48	5.8		5.2		5.34		
		Q_A–Q_H, $I_{OH} = -7.8\ mA$		5.48	5.8		5.2		5.34		
V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 20\ \mu A$	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
		$\overline{RCO}$, $I_{OL} = 4\ mA$	4.5 V		0.17	0.26		0.4		0.33	
		Q_A–Q_H, $I_{OL} = 6\ mA$			0.17	0.26		0.4		0.33	
		$\overline{RCO}$, $I_{OL} = 5.2\ mA$	6 V		0.15	0.26		0.4		0.33	
		Q_A–Q_H, $I_{OL} = 7.8\ mA$			0.15	0.26		0.4		0.33	
I_I	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
I_{OZ}	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	µA
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			8		160		80	µA
C_i			2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V_{CC}	$T_A = 25°C$		SN54HC590A		SN74HC590A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	2 V		4		2.5		3.2	MHz
		4.5 V		20		13		16	
		6 V		24		16		19	
t_w	Pulse duration	CCLK or RCLK high or low							ns
		2 V	125		200		155		
		4.5 V	25		38		31		
		6 V	21		32		26		
		$\overline{CCLR}$ low							
		2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		26		21		
t_{su}	Setup time	$\overline{CCKEN}$ low before CCLK↑							ns
		2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		26		21		
		$\overline{CCLR}$ high (inactive) before CCLK↑							
		2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		26		21		
		CCLK↑ before RCLK↑†							
		2 V	100		150		125		
		4.5 V	20		30		25		
		6 V	17		26		21		
t_h	Hold time	$\overline{CCKEN}$ low after CCLK↑							ns
		2 V	50		75		60		
		4.5 V	10		15		12		
		6 V	9		13		11		

† This setup time ensures that the register gets stable data from the counter outputs. The clocks may be tied together, in which case the register is one clock pulse behind the counter.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25°C$ MIN	TYP	MAX	SN54HC590A MIN	MAX	UNIT
f_{max}			2 V	4	8		2.5		MHz
			4.5 V	20	35		13		
			6 V	24	40		16		
t_{pd}	CCLK↑	$\overline{RCO}$	2 V		80	150		225	ns
			4.5 V		20	31		45	
			6 V		15	26		38	
t_{PLH}	$\overline{CCLR}$↓	$\overline{RCO}$	2 V		70	130		195	ns
			4.5 V		18	28		39	
			6 V		14	23		33	
t_{pd}	RCLK↑	Q	2 V		70	140		210	ns
			4.5 V		18	31		42	
			6 V		14	25		36	
t_{en}	$\overline{OE}$↓	Q	2 V		80	125		185	ns
			4.5 V		20	30		37	
			6 V		15	28		31	
t_{dis}	$\overline{OE}$↑	Q	2 V		80	125		185	ns
			4.5 V		20	30		37	
			6 V		15	28		31	
t_t*		$\overline{RCO}$	2 V		38	75		110	ns
			4.5 V		8	15		22	
			6 V		6	13		19	
		Q	2 V		38	60		90	
			4.5 V		8	12		18	
			6 V		6	10		15	

* This parameter is not production tested for the SN54HC590A.

SN54HC590A, SN74HC590A
8-BIT BINARY COUNTERS
**WITH 3-STATE OUTPUT REGISTERS**

SCLS039F – DECEMBER 1982 – REVISED SEPTEMBER 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	SN74HC590A $T_A = 25°C$ MIN	TYP	MAX	MIN	MAX	UNIT
f_{max}			2 V	4	8		3.2		MHz
			4.5 V	20	35		16		
			6 V	24	40		19		
t_{pd}	CCLK↑	$\overline{RCO}$	2 V		80	150		190	ns
			4.5 V		20	30		38	
			6 V		15	26		33	
t_{PLH}	$\overline{CCLR}$↓	$\overline{RCO}$	2 V		70	130		165	ns
			4.5 V		18	26		33	
			6 V		14	22		28	
t_{pd}	RCLK↑	Q	2 V		70	140		175	ns
			4.5 V		18	28		35	
			6 V		14	24		30	
t_{en}	$\overline{OE}$↓	Q	2 V		80	125		155	ns
			4.5 V		20	25		31	
			6 V		15	21		26	
t_{dis}	$\overline{OE}$↑	Q	2 V		80	125		155	ns
			4.5 V		20	25		31	
			6 V		15	21		26	
t_t		$\overline{RCO}$	2 V		38	75		95	ns
			4.5 V		8	15		19	
			6 V		6	13		16	
		Q	2 V		38	60		75	
			4.5 V		8	12		15	
			6 V		6	10		13	

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

8

switching characteristics over recommended operating free-air temperature range, C$_L$ = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V$_{CC}$	SN54HC590A					UNIT
				T$_A$ = 25°C			MIN	MAX	
				MIN	TYP	MAX			
t$_{pd}$	RCLK↑	Q	2 V		100	300		447	ns
			4.5 V		24	60		90	
			6 V		20	51		77	
t$_{en}$	$\overline{OE}$	Q	2 V		90	200		300	ns
			4.5 V		23	40		60	
			6 V		19	34		51	
t$_t$*		Q	2 V		45	210		315	ns
			4.5 V		17	42		63	
			6 V		13	36		53	

* This parameter is not production tested for the SN54HC590A.

switching characteristics over recommended operating free-air temperature range, C$_L$ = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V$_{CC}$	SN74HC590A					UNIT
				T$_A$ = 25°C			MIN	MAX	
				MIN	TYP	MAX			
t$_{pd}$	RCLK↑	Q	2 V		100	300		380	ns
			4.5 V		24	60		76	
			6 V		20	51		65	
t$_{en}$	$\overline{OE}$	Q	2 V		90	200		250	ns
			4.5 V		23	40		50	
			6 V		19	34		43	
t$_t$		Q	2 V		45	210		265	ns
			4.5 V		17	42		53	
			6 V		13	36		45	

operating characteristics, T$_A$ = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C$_{pd}$	Power dissipation capacitance	No load	250	pF

PARAMETER MEASUREMENT INFORMATION

PARAMETER		R_L	C_L	S1	S2
t_{en}	t_{PZH}	1 kΩ	50 pF or 150 pF	Open	Closed
	t_{PZL}			Closed	Open
t_{dis}	t_{PHZ}	1 kΩ	50 pF	Open	Closed
	t_{PLZ}			Closed	Open
t_{pd} or t_t		––	50 pF or 150 pF	Open	Open

LOAD CIRCUIT

VOLTAGE WAVEFORMS
PULSE DURATIONS

VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.
   B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
       Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
       characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.
   D. The outputs are measured one at a time with one input transition per measurement.
   E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
   F. t_{PZL} and t_{PZH} are the same as t_{en}.
   G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89603012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-89603012A SNJ54HC 590AFK	Samples
5962-8960301EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8960301EA SNJ54HC590AJ	Samples
5962-8960301FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8960301FA SNJ54HC590AW	Samples
SN54HC590AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HC590AJ	Samples
SN74HC590AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590ADWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC590A	Samples
SN74HC590AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC590AN	Samples
SN74HC590ANE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC590AN	Samples
SNJ54HC590AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-89603012A SNJ54HC 590AFK	Samples
SNJ54HC590AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8960301EA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
										SNJ54HC590AJ	
SNJ54HC590AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8960301FA SNJ54HC590AW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC590A, SN74HC590A :

● Catalog: SN74HC590A

● Military: SN54HC590A

NOTE: Qualified Version Definitions:

　● Catalog - TI's standard catalog product

　● Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC590ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC590ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC590ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74HC590ADWR	SOIC	DW	16	2000	367.0	367.0	38.0

FK (S−CQCC−N**)   LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN

NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)

0.020 (0,51) / 0.010 (0,25)

0.020 (0,51) / 0.010 (0,25)

0.080 (2,03) / 0.064 (1,63)

0.055 (1,40) / 0.045 (1,14)

0.045 (1,14) / 0.035 (0,89)

0.028 (0,71) / 0.022 (0,54)

0.050 (1,27)

0.045 (1,14) / 0.035 (0,89)

4040140/D 01/11

NOTES: A.   All linear dimensions are in inches (millimeters).
          B.   This drawing is subject to change without notice.
          C.   This package can be hermetically sealed with a metal lid.
          D.   Falls within JEDEC MS−004

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
C

16   9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) D

1   8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) M

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

0°−8°

Seating Plane

0.010 (0,25)

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AC.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

14x1,27

5,40

Stencil Openings
(Note D)

16x0,55

16x1,50

14x1,27

5.40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07
All Around

4211283−4/E   08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

W (R–GDFP–F16)   CERAMIC DUAL FLATPACK

Base and Seating Plane

0.285 (7,24)
0.245 (6,22)

0.045 (1,14)
0.026 (0,66)

0.008 (0,20)
0.004 (0,10)

0.080 (2,03)
0.055 (1,40)

0.305 (7,75) MAX

1   16

0.019 (0,48)
0.015 (0,38)

0.050 (1,27)

0.430 (10,92)
0.370 (9,40)

0.005 (0,13) MIN
4 Places

8   9

0.360 (9,14)
0.250 (6,35)

0.360 (9,14)
0.250 (6,35)

4040180–3/F   04/14

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. This package can be hermetically sealed with a ceramic lid using glass frit.
         D. Index point is provided on cap for terminal identification only.
         E. Falls within MIL STD 1835 GDFP2–F16

PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

B

14   8

1   7

0.065 (1,65)
0.045 (1,14)

C

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°–15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   This package is hermetically sealed with a ceramic lid using glass frit.
         D.   Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
         E.   Falls within MIL STD 1835 GDIP1—T14, GDIP1—T16, GDIP1—T18 and GDIP1—T20.

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4040000-2/H

10.63 / 9.97 TYP

PIN 1 ID AREA

A

1

16

14X 1.27

2X 8.89

10.5 / 10.1 NOTE 3

8

9

16X 0.51 / 0.31

⊕ 0.25 Ⓜ C A B

B

7.6 / 7.4 NOTE 4

C

SEATING PLANE

◠ 0.1 C

2.65 MAX

0.33 / 0.10 TYP

SEE DETAIL A

0.25
GAGE PLANE

0° - 8°

1.27 / 0.40

(1.4)

0.3 / 0.1

DETAIL A
TYPICAL

4220721/A   07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

16X (2)

SYMM
℄

SEE
DETAILS

1

16

16X (0.6)

SYMM
℄

14X (1.27)

8

9

R0.05 TYP

(9.3)

LAND PATTERN EXAMPLE
SCALE:7X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220721/A   07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A   07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R−PDIP−T**)   PLASTIC DUAL−IN−LINE PACKAGE
16 PINS SHOWN

PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION	AA	BB	AC	AD

4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
        B. This drawing is subject to change without notice.
        C. Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
        D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

TEXAS
INSTRUMENTS
www.ti.com