## 16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM

## Features

- High performance 16-bit CPU with DSP functions
- 31.25 ns instruction cycle time at 64 MHz max CPU clock
- Multiply/accumulate unit (MAC) $16 \times 16$-bit multiplication, 40-bit accumulator
- Enhanced boolean bit manipulations
- Single-cycle context switching support
- Memory organization
- 512 Kbyte on-chip Flash memory single voltage with erase/program controller (full performance, 32-bit fetch)
- 100K erasing/programming cycles.
- Up to 16 Mbyte linear address space for code and data ( 5 Mbytes with CAN or I ${ }^{2} \mathrm{C}$ )
- 2 Kbyte on-chip internal RAM (IRAM)
- 34 Kbyte on-chip extension RAM (XRAM)
- Programmable external bus configuration \& characteristics for different address ranges
- 5 programmable chip-select signals
- Hold-acknowledge bus arbitration support
- Interrupt
- 8-channel peripheral event controller for single cycle interrupt driven data transfer
- 16-priority-level interrupt system with 56 sources, sampling rate down to 15.6 ns
- Timers
- 2 multifunctional general purpose timer units with 5 timers
- Two 16-channel capture / compare units

■ 4-channel PWM unit + 4-channel XPWM


PQFP144 ( $28 \times 28 \times 3.4 \mathrm{~mm}$ ) LQFP144 ( $20 \times 20 \times 1.4 \mathrm{~mm}$ ) (Plastic Quad Flat Package) (Low Profile Quad Flat Package)
■ A/D Converter

- 24-channel 10-bit
- $3 \mu$ s Minimum conversion time
- Serial channels
- 2 synch. / asynch. serial channels
- 2 high-speed synchronous channels
- $I^{2} C$ standard interface
- 2 CAN 2.0B interfaces operating on 1 or 2 CAN busses (64 or 2x32 messages, C-CAN version)
- Fail-safe protection
- Programmable watchdog timer
- Oscillator watchdog

■ On-chip bootstrap loader

- Clock generation
- On-chip PLL and 4 to 12 MHz oscillator
- Direct or prescaled clock input

■ Real time clock and 32 kHz on-chip oscillator
■ Up to 111 general purpose I/O lines

- Individually programmable as input, output or special function
- Programmable threshold (hysteresis)
- Idle, power down and stand-by modes

■ Single voltage supply: $5 \mathrm{~V} \pm 10 \%$.

## Order codes

| Part Number | Package | Max CPU <br> frequency | Iflash | Xflash | RAM | Temperature range ( ${ }^{\circ} \mathbf{C}$ ) |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ST10F273Z4Q3 | PQFP144 | 64 MHz | 512 KB | No | 36 KB | $-40 /+125$ |
| ST10F273Z4T3 | LQFP144 | 40 MHz | 512 KB | No | 36 KB | $-40 /+125$ |

## Contents

1 Introduction ..... 11
2 Pin data ..... 14
3 Functional description ..... 21
4 Memory organization ..... 22
5 Internal Flash memory ..... 25
5.1 Overview ..... 25
5.2 Functional description ..... 25
5.2.1 Structure ..... 25
5.2.2 Modules structure ..... 26
5.2.3 Low power mode ..... 28
5.3 Write operation ..... 28
5.4 Registers description ..... 29
5.4.1 Flash control register 0 low ..... 29
5.4.2 Flash control register 0 high ..... 30
5.4.3 Flash control register 1 low ..... 31
5.4.4 Flash control register 1 high ..... 32
5.4.5 Flash data register 0 low ..... 33
5.4.6 Flash data register 0 high ..... 33
5.4.7 Flash data register 1 low ..... 34
5.4.8 Flash data register 1 high ..... 34
5.4.9 Flash address register low ..... 34
5.4.10 Flash address register high ..... 35
5.4.11 Flash error register ..... 35
5.5 Protection strategy ..... 36
5.5.1 Protection registers ..... 36
5.5.2 Flash non volatile write protection I register low ..... 37
5.5.3 Flash non volatile write protection I register high ..... 37
5.5.4 Flash non volatile access protection register 0 ..... 37
5.5.5 Flash non volatile access protection register 1 low ..... 38
5.5.6 Flash non volatile access protection register 1 high ..... 38
5.5.7 Access protection ..... 38
5.5.8 Write protection ..... 39
5.5.9 Temporary unprotection ..... 39
5.6 Write operation examples ..... 40
5.7 Write operation summary ..... 43
6 Bootstrap loader ..... 44
6.1 Selection among user-code, standard or selective bootstrap ..... 44
6.2 Standard bootstrap loader ..... 44
6.3 Alternate and selective boot mode (ABM \& SBM) ..... 45
6.3.1 Activation of the ABM and SBM ..... 45
6.3.2 User mode signature integrity check ..... 45
6.3.3 Selective boot mode ..... 45
7 Central processing unit (CPU) ..... 46
7.1 Multiplier-accumulator unit (MAC) ..... 47
7.2 Instruction set summary ..... 48
7.3 MAC coprocessor specific instructions ..... 50
8 External bus controller ..... 51
9 Interrupt system ..... 52
9.1 X-Peripheral interrupt ..... 54
9.2 Exception and error traps list ..... 56
10 Capture / compare (CAPCOM) units ..... 57
11 General purpose timer unit ..... 59
11.1 GPT1 ..... 59
11.2 GPT2 ..... 61
12 PWM modules ..... 63
13 Parallel ports ..... 64
13.1 Introduction ..... 64
13.2 I/O’s special features ..... 65
13.2.1 Open drain mode ..... 65
13.2.2 Input threshold control ..... 65
13.3 Alternate port functions ..... 65
14 A/D converter ..... 67
15 Serial channels ..... 69
15.1 Asynchronous / synchronous serial interfaces ..... 69
15.2 ASCx in asynchronous mode ..... 69
15.3 ASCx in synchronous mode ..... 70
15.4 High speed synchronous serial interfaces ..... 71
16 I2C interface ..... 73
17 CAN modules ..... 74
17.1 Configuration support ..... 74
17.2 CAN bus configurations ..... 75
18 Real time clock ..... 77
19 Watchdog timer ..... 78
20 System reset ..... 79
20.1 Input filter ..... 79
20.2 Asynchronous reset ..... 80
20.3 Synchronous reset (warm reset) ..... 85
20.4 Software reset ..... 91
20.5 Watchdog timer reset ..... 92
20.6 Bidirectional reset ..... 93
20.7 Reset circuitry ..... 97
20.8 Reset application examples ..... 100
20.9 Reset summary ..... 102
21 Power reduction modes ..... 105
21.1 Idle mode ..... 105
21.2 Power down mode ..... 105
21.2.1 Protected power down mode ..... 106
21.2.2 Interruptible power down mode ..... 106
21.3 Stand-by mode ..... 106
21.3.1 Entering stand-by mode ..... 107
21.3.2 Exiting stand-by mode ..... 108
21.3.3 Real time clock and stand-by mode ..... 108
21.3.4 Power reduction modes summary ..... 109
22 Programmable output clock divider ..... 110
23 Register set ..... 111
23.1 Special function registers ..... 111
23.2 X-registers ..... 118
23.3 Flash registers ordered by name ..... 123
23.4 Identification registers ..... 123
24 Electrical characteristics ..... 126
24.1 Absolute maximum ratings ..... 126
24.2 Recommended operating conditions ..... 127
24.3 Power considerations ..... 127
24.4 Parameter interpretation ..... 128
24.5 DC characteristics ..... 129
24.6 Flash characteristics ..... 133
24.7 A/D converter characteristics ..... 134
24.7.1 Conversion timing control ..... 135
24.7.2 A/D conversion accuracy ..... 137
24.7.3 Total unadjusted error ..... 137
24.7.4 Analog reference pins ..... 138
24.8 AC characteristics ..... 144
24.8.1 Test waveforms ..... 144
24.8.2 Definition of internal timing ..... 145
24.8.3 Clock generation modes ..... 146
24.8.4 Prescaler operation ..... 146
24.8.5 Direct drive ..... 147
24.8.6 Oscillator watchdog (OWD) ..... 147
24.8.7 Phase locked loop (PLL) ..... 148
F/ ..... 5/179
24.8.8 Voltage controlled oscillator ..... 148
24.8.9 PLL jitter ..... 149
24.8.10 PLL lock / unlock ..... 151
24.8.11 Main oscillator specifications ..... 152
24.8.12 32 kHz oscillator specifications ..... 153
24.8.13 External clock drive XTAL1 ..... 154
24.8.14 Memory cycle variables ..... 155
24.8.15 External memory bus timing ..... 155
24.8.16 Multiplexed bus ..... 156
24.8.17 Demultiplexed bus ..... 162
24.8.18 CLKOUT and READY ..... 168
24.8.19 External bus arbitration ..... 170
24.8.20 High-speed synchronous serial interface (SSC) timing ..... 172
25 Package information ..... 176
26 Revision history ..... 178

## List of tables

Table 1. Pin description ..... 15
Table 2. Summary of IFlash address range ..... 22
Table 3. Address space of the Flash module ..... 25
Table 4. Flash modules sectorization (read operations) ..... 26
Table 5. Flash modules sectorization ..... 27
Table 6. Control register interface ..... 28
Table 7. Flash control register 0 low. ..... 29
Table 8. Flash control register 0 high ..... 30
Table 9. Flash control register 1 low. ..... 31
Table 10. Flash control register 1 high ..... 32
Table 11. Banks (BxS) and sectors (BxFy) status bits meaning. ..... 32
Table 12. Flash data register 0 low. ..... 33
Table 13. Flash data register 0 high ..... 33
Table 14. Flash data register 1 low. ..... 34
Table 15. Flash data register 1 high ..... 34
Table 16. Flash address register low ..... 34
Table 17. Flash address register high ..... 35
Table 18. Flash error register ..... 35
Table 19. Flash non volatile write protection register low ..... 37
Table 20. Flash non volatile protection register high ..... 37
Table 21. Flash non volatile access protection register 0 ..... 37
Table 22. Flash non volatile access protection register 1 low ..... 38
Table 23. Flash non volatile access protection register 1 high ..... 38
Table 24. Summary of access protection level ..... 39
Table 25. Flash write operations ..... 43
Table 26. ST10F273 boot mode selection ..... 44
Table 27. Standard instruction set summary ..... 48
Table 28. MAC instruction set summary ..... 50
Table 29. Interrupt sources. ..... 52
Table 30. X-Interrupt detailed mapping ..... 55
Table 31. Trap priorities ..... 56
Table 32. Compare modes ..... 58
Table 33. CAPCOM timer input frequencies, resolutions and periods at 40 MHz ..... 58
Table 34. CAPCOM timer input frequencies, resolutions and periods at 64 MHz ..... 58
Table 35. GPT1 timer input frequencies, resolutions and periods at 40 MHz . ..... 59
Table 36. GPT1 timer input frequencies, resolutions and periods at 64 MHz . ..... 60
Table 37. GPT2 timer input frequencies, resolutions and periods at 40 MHz . ..... 61
Table 38. GPT2 timer input frequencies, resolutions and periods at 64 MHz . ..... 61
Table 39. PWM unit frequencies and resolutions at 40 MHz CPU clock ..... 63
Table 40. PWM unit frequencies and resolutions at 64 MHz CPU clock ..... 63
Table 41. ASC asynchronous baud rates by reload value and deviation errors (fCPU $=40 \mathrm{MHz}$ ) ..... 69
Table 42. ASC asynchronous baud rates by reload value and deviation errors (fCPU $=64 \mathrm{MHz}$ ) ..... 70
Table 43. ASC synchronous baud rates by reload value and deviation errors ( $f C P U=40 \mathrm{MHz}$ ) ..... 70
Table 44. ASC synchronous baud rates by reload value and deviation errors (fCPU $=64 \mathrm{MHz}$ ) ..... 71
Table 45. Synchronous baud rate and reload values (fCPU $=40 \mathrm{MHz}$ ) ..... 72
Table 46. Synchronous baud rate and reload values (fCPU $=64 \mathrm{MHz}$ ). ..... 72
Table 47. WDTREL reload value ( $\mathrm{fCPU}=40 \mathrm{MHz}$ ) ..... 78
Table 48. WDTREL reload value ( $\mathrm{fCPU}=64 \mathrm{MHz}$ ) ..... 78
Table 49. Reset event definition ..... 79
Table 50. Reset event. ..... 102
Table 51. PORTO latched configuration for the different reset events ..... 103
Table 52. Power reduction modes summary ..... 109
Table 53. List of special function registers ..... 111
Table 54. List of XBus registers ..... 118
Table 55. List of flash registers ..... 123
Table 56. IDMANUF ..... 124
Table 57. IDCHIP ..... 124
Table 58. IDMEM ..... 124
Table 59. IDPROG ..... 125
Table 60. Absolute maximum ratings ..... 126
Table 61. Recommended operating conditions ..... 127
Table 62. Thermal characteristics. ..... 128
Table 63. Product classification ..... 128
Table 64. DC characteristics. ..... 129
Table 65. Flash characteristics ..... 133
Table 66. Flash data retention characteristics ..... 134
Table 67. A/D converter characteristics ..... 134
Table 68. A/D converter programming ..... 136
Table 69. On-chip clock generator selections ..... 146
Table 70. Internal PLL divider mechanism ..... 148
Table 71. PLL characteristics $\left[\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right]$ ..... 151
Table 72. Main oscillator characteristics ..... 152
Table 73. Main oscillator negative resistance (module) ..... 152
Table 74. 32 kHz oscillator characteristics ..... 153
Table 75. Minimum values of negative resistance (module) for 32 kHz oscillator ..... 153
Table 76. External clock drive XTAL1 timing ..... 154
Table 77. Multiplexed bus timings ..... 156
Table 78. Demultiplexed bus timings ..... 162
Table 79. CLKOUT and READY timings ..... 168
Table 80. External bus arbitration timings ..... 170
Table 81. SSC master mode timings ..... 172
Table 82. SSC slave mode timings. ..... 174
Table 83. Document revision history ..... 178

## List of figures

Figure 1. ST10F273 Logic symbol ..... 13
Figure 2. Pin configuration (top view) ..... 14
Figure 3. Block diagram ..... 21
Figure 4. Flash structure ..... 25
Figure 5. CPU block diagram (MAC unit not included) ..... 46
Figure 6. MAC unit architecture . ..... 47
Figure 7. X-Interrupt basic structure ..... 55
Figure 8. Block diagram of GPT1. ..... 60
Figure 9. Block diagram of GPT2. ..... 62
Figure 10. Block diagram of PWM module ..... 63
Figure 11. Connection to single CAN bus via separate CAN transceivers ..... 75
Figure 12. Connection to single CAN bus via common CAN transceivers. ..... 75
Figure 13. Connection to two different CAN buses (e.g. for gateway application). ..... 76
Figure 14. Connection to one CAN bus with internal Parallel mode enabled ..... 76
Figure 15. Asynchronous power-on RESET (EA = 1) ..... 82
Figure 16. Asynchronous power-on RESET (EA = 0) ..... 83
Figure 17. Asynchronous hardware RESET (EA = 1) ..... 84
Figure 18. Asynchronous hardware RESET (EA = 0) ..... 85
Figure 19. Synchronous short / long hardware RESET (EA = 1)... ..... 88
Figure 20. Synchronous short / long hardware RESET (EA = 0). ..... 89
Figure 21. Synchronous long hardware RESET ( $E A=1$ ) ..... 90
Figure 22. Synchronous long hardware RESET (EA = 0) ..... 91
Figure 23. SW / WDT unidirectional RESET (EA = 1) ..... 92
Figure 24. SW / WDT unidirectional RESET (EA = 0) ..... 93
Figure 25. SW / WDT bidirectional RESET (EA=1) ..... 95
Figure 26. SW / WDT bidirectional RESET (EA = 0) ..... 96
Figure 27. SW / WDT bidirectional RESET (EA=0) followed by a HW RESET ..... 97
Figure 28. Minimum external reset circuitry ..... 98
Figure 29. System reset circuit ..... 99
Figure 30. Internal (simplified) reset circuitry ..... 99
Figure 31. Example of software or watchdog bidirectional reset $(E A=1)$ ..... 100
Figure 32. Example of software or watchdog bidirectional reset $(E A=0)$ ..... 101
Figure 33. PORT0 bits latched into the different registers after reset ..... 104
Figure 34. External RC circuitry on RPD pin ..... 106
Figure 35. Port2 test mode structure ..... 132
Figure 36. Supply current versus the operating frequency (RUN and IDLE modes) ..... 132
Figure 37. A/D conversion characteristic ..... 138
Figure 38. A/D converter input pins scheme ..... 139
Figure 39. Charge sharing timing diagram during sampling phase ..... 140
Figure 40. Anti-aliasing filter and conversion rate ..... 141
Figure 41. Input/output waveforms ..... 144
Figure 42. Float waveform ..... 144
Figure 43. Generation mechanisms for the CPU clock ..... 145
Figure 44. ST10F273 PLL jitter ..... 151
Figure 45. Crystal oscillator and resonator connection diagram ..... 152
Figure 46. 32 kHz crystal oscillator connection diagram ..... 153
Figure 47. External clock drive XTAL1. ..... 154
Figure 48. External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE. ..... 158
Figure 49. External memory cycle: Multiplexed bus, with/without read/write delay, extended ALE ..... 159
Figure 50. External memory cycle: Multiplexed bus, with/without r/w delay, normal ALE, r/w CS. ..... 160
Figure 51. External memory cycle: Multiplexed bus, with/without r/w delay, extended ALE, r/w CS ..... 161
Figure 52. External memory cycle: Demultiplexed bus, with/without r/w delay, normal ALE ..... 164
Figure 53. Exteral memory cycle: Demultiplexed bus, with/without r/w delay, extended ALE . ..... 165
Figure 54. External memory cycle: Demultipl. bus, with/without r/w delay, normal ALE, r/w CS ..... 166
Figure 55. External memory cycle: Demultiplexed bus, without r/w delay, extended ALE, r/w CS ..... 167
Figure 56. CLKOUT and READY ..... 169
Figure 57. External bus arbitration (releasing the bus) ..... 170
Figure 58. External bus arbitration (regaining the bus) ..... 171
Figure 59. SSC master timing ..... 173
Figure 60. SSC slave timing ..... 175
Figure 61. 144-pin plastic quad flat package ..... 176
Figure 62. 144-pin low profile quad flat package (10x10) ..... 177

## 1 Introduction

The ST10F273 device is a derivative of the STMicroelectronics ST10 family of 16-bit singlechip CMOS microcontrollers.
The ST10F273 combines high CPU performance (up to 32 million instructions per second) with high peripheral functionality and enhanced I/O-capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.
ST10F273 is processed in 0.18 mm CMOS technology. The MCU core and the logic is supplied with a 5 V to 1.8 V on-chip voltage regulator. The part is supplied with a single 5 V supply and I/Os work at 5 V .

The device is upward compatible with the ST10F269 device, with the following set of differences:
Flash control interface is now based on STMicroelectronics third generation of stand-alone Flash memories (M29F400 series), with an embedded Program/Erase Controller. This completely frees up the CPU during programming or erasing the Flash.

Only one supply pin (ex DC1 in ST10F269, renamed into V18) on the QFP144 package is used for decoupling the internally generated 1.8 V core logic supply. Do not connect this pin to 5.0 V external supply. Instead, this pin should be connected to a decoupling capacitor (ceramic type, typical value 10 nF , maximum value 100 nF ).

The AC and DC parameters are modified due to a difference in the maximum CPU frequency.

A new $\mathrm{V}_{\mathrm{DD}}$ pin replaces DC2 of ST10F269.
$\overline{E A}$ pin assumes a new alternate functionality: it is also used to provide a dedicated power supply (see VSTBY) to maintain biased a portion of the XRAM (16 Kbytes) when the main Power Supply of the device ( $\mathrm{V}_{\mathrm{DD}}$ and consequently the internally generated V 18 ) is turned off for low power mode, allowing data retention. VSTBY voltage shall be in the range 4.5 to 5.5 volts and a dedicated embedded low power voltage regulator is in charge to provide the 1.8 V for the RAM, the low-voltage section of the 32 kHz oscillator and the Real Time Clock module when not disabled. It is allowed to exceed the upper limit up to 6 V for a very short period of time during the global life of the device and exceed the lower limit down to 4 V when RTC and 32 kHz on-chip oscillator are not used.
A second SSC mapped on the XBUS is added (SSC of ST10F269 becomes here SSC0, while the new one is referred as XSSC or simply SSC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic SSC and the new XSSC.

A second ASC mapped on the XBUS is added (ASC0 of ST10F269 remains ASC0, while the new one is referred as XASC or simply as ASC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic ASC and the new XASC.

A second PWM mapped on the XBUS is added (PWM of ST10F269 becomes here PWM0, while the new one is referred as XPWM or simply as PWM1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic PWM and the new XPWM.

An I2C interface on the XBUS is added (see X-I2C or simply I2C interface).

CLKOUT function can output either the CPU clock (like in ST10F269) or a software programmable prescaled value of the CPU clock.

On-chip RAM memory and FLASH size have been increased.
PLL multiplication factors have been adapted to new frequency range.
A/D Converter is not fully compatible versus ST10F269 (timing and programming model). Formula for the conversion time is still valid, while the sampling phase programming model is different
Besides, additional 8 channels are available on P1L pins as alternate function: The accuracy reachable with these extra channels is reduced with respect to the standard Port5 channels.

External Memory bus is affected by limitations on maximum speed and maximum capacitance load: ST10F273 is not able to address an external memory at 64 MHz with 0 wait states.

XPERCON register bit mapping modified according to new peripherals implementation (not fully compatible with ST10F269).

Bondout chip for emulation (ST10R201) cannot achieve more than 50 MHz at room temperature (so no real time emulation possible at maximum speed).

Input section characteristics are different. The threshold programmability is extended to all port pins (additional XPICON register); it is possible to select standard TTL (with up to 400 mV of hysteresis) and standard CMOS (with up to 750 mV of hysteresis).

Output transition is not programmable.
CAN module is enhanced: ST10F273 implements two C-CAN modules, so the programming model is slightly different. Besides, the possibility to map in parallel the two CAN modules is added (on P4.5/P4.6).

On-chip main oscillator input frequency range has been reshaped, reducing it from 1 to 25 MHz down to 4 to 12 MHz . This is a low power oscillator amplifier, that allows a power consumption reduction when Real Time Clock is running in Power down mode, using as reference the on-chip main oscillator clock. When this on-chip amplifier is used as reference for Real Time Clock module, the Power-down consumption is dominated by the consumption of the oscillator amplifier itself.

A second on-chip oscillator amplifier circuit ( 32 kHz ) is implemented for low power modes: it can be used to provide the reference to the Real Time Clock counter (either in Power down or Stand-by mode). Pin XTAL3 and XTAL4 replace a couple of $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ pins of ST10F269.

Figure 1. ST10F273 Logic symbol


## 2 <br> Pin data

Figure 2. Pin configuration (top view)


Table 1. Pin description

| Symbol | Pin | Type | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P6.0-P6.7 | 1-8 | I/O | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 6 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or CMOS). The following Port 6 pins have alternate functions: |  |  |
|  | 1 | 0 | P6.0 | $\overline{\mathrm{CSO}}$ | Chip select 0 output |
|  | ... | $\ldots$ | ... | ... | ... |
|  | 5 | 0 | P6.4 | $\overline{\text { CS4 }}$ | Chip select 4 output |
|  | 6 | 1 | P6.5 | $\overline{\text { HOLD }}$ | External master hold request input |
|  |  | I/O |  | SCLK1 | SSC1: master clock output / slave clock input |
|  | 7 | 0 | P6.6 | HLDA | Hold acknowledge output |
|  |  | I/O |  | MTSR1 | SSC1: master-transmitter / slave-receiver O/I |
|  | 8 | 0 | P6.7 | BREQ | Bus request output |
|  |  | I/O |  | MRST1 | SSC1: master-receiver / slave-transmitter I/O |
| P8.0-P8.7 | 9-16 | I/O | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 8 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or CMOS). The following Port 8 pins have alternate functions: |  |  |
|  | 9 | I/O | P8.0 | CC16IO | CAPCOM2: CC16 capture input / compare output |
|  |  | 0 |  | XPWMO | PWM1: channel 0 output |
|  | ... | $\ldots$ | ... | ... | $\ldots$ |
|  | 12 | I/O | P8.3 | CC19IO | CAPCOM2: CC19 capture input / compare output |
|  |  | 0 |  | XPWM0 | PWM1: channel 3 output |
|  | 13 | I/O | P8.4 | CC20IO | CAPCOM2: CC20 capture input / compare output |
|  | 14 | I/O | P8.5 | CC21IO | CAPCOM2: CC21 capture input / compare output |
|  | 15 | I/O | P8.6 | CC22IO | CAPCOM2: CC22 capture input / compare output |
|  |  | I/O |  | RxD1 | ASC1: Data input (Asynchronous) or I/O (Synchronous) |
|  | 16 | I/O | P8.7 | CC23IO | CAPCOM2: CC23 capture input / compare output |
|  |  | 0 |  | TxD1 | ASC1: Clock / Data output (Asynchronous/Synchronous) |

Table 1. Pin description (continued)

| Symbol | Pin | Type | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P7.0-P7.7 | 19-26 | I/O | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 7 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or CMOS). The following Port 7 pins have alternate functions: |  |  |
|  | 19 | 0 | P7.0 | POUTO | PWMO: channel 0 output |
|  | ... | $\ldots$ | ... | ... | ... |
|  | 22 | 0 | P7.3 | POUT3 | PWMO: channel 3 output |
|  | 23 | I/O | P7.4 | CC28IO | CAPCOM2: CC28 capture input / compare output |
|  | ... | ... | ... | ... | ... |
|  | 26 | I/O | P7.7 | CC31IO | CAPCOM2: CC31 capture input / compare output |
| $\begin{gathered} \text { P5.0-P5.9 } \\ \text { P5.10-P5.15 } \end{gathered}$ | $\begin{aligned} & 27-36 \\ & 39-44 \end{aligned}$ | I | 16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 can be the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel $x$ ), or they are timer inputs. The input threshold of Port 5 is selectable (TTL or CMOS). The following Port 5 pins have alternate functions: |  |  |
|  | 39 | 1 | P5.10 | T6EUD | GPT2: timer T6 external up/down control input |
|  | 40 | 1 | P5.11 | T5EUD | GPT2: timer T5 external up/down control input |
|  | 41 | 1 | P5.12 | T6IN | GPT2: timer T6 count input |
|  | 42 | 1 | P5.13 | T5IN | GPT2: timer T5 count input |
|  | 43 | 1 | P5.14 | T4EUD | GPT1: timer T4 external up/down control input |
|  | 44 | 1 | P5.15 | T2EUD | GPT1: timer T2 external up/down control input |
| $\begin{gathered} \text { P2.0 - P2.7 } \\ \text { P2.8-P2.15 } \end{gathered}$ | $\begin{aligned} & 47-54 \\ & 57-64 \end{aligned}$ | I/O | 16-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 2 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or CMOS). The following Port 2 pins have alternate functions: |  |  |
|  | 47 | I/O | P2.0 | CCOIO | CAPCOM: CCO capture input/compare output |
|  | ... | $\cdots$ | ... | ... | ... |
|  | 54 | I/O | P2.7 | CC7IO | CAPCOM: CC7 capture input/compare output |
|  | 57 | I/O | P2.8 | CC8IO | CAPCOM: CC8 capture input/compare output |
|  |  | 1 |  | EXOIN | Fast external interrupt 0 input |
|  | ... | ... | ... | ... | ... |
|  | 64 | I/O | P2.15 | CC15IO | CAPCOM: CC15 capture input/compare output |
|  |  | 1 |  | EX7IN | Fast external interrupt 7 input |
|  |  | 1 |  | T7IN | CAPCOM2: timer T7 count input |

Table 1. Pin description (continued)

| Symbol | Pin | Type | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { P3.0 - P3.5 } \\ \text { P3. } 6 \text { - P3.13, } \\ \text { P3.15 } \end{gathered}$ | $\begin{gathered} 65-70, \\ 73-80, \\ 81 \end{gathered}$ | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \\ & \text { I/O } \end{aligned}$ | 15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 3 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or CMOS). The following Port 3 pins have alternate functions: |  |  |
|  | 65 | 1 | P3.0 | TOIN | CAPCOM1: timer T0 count input |
|  | 66 | 0 | P3. 1 | T60UT | GPT2: timer T6 toggle latch output |
|  | 67 | 1 | P3. 2 | CAPIN | GPT2: register CAPREL capture input |
|  | 68 | 0 | P3.3 | T3OUT | GPT1: timer T3 toggle latch output |
|  | 69 | 1 | P3.4 | T3EUD | GPT1: timer T3 external up/down control input |
|  | 70 | 1 | P3.5 | T4IN | GPT1; timer T4 input for count/gate/reload/capture |
|  | 73 | 1 | P3.6 | T3IN | GPT1: timer T3 count/gate input |
|  | 74 | I | P3.7 | T2IN | GPT1: timer T2 input for count/gate/reload / capture |
|  | 75 | I/O | P3.8 | MRST0 | SSCO: master-receiver/slave-transmitter I/O |
|  | 76 | I/O | P3.9 | MTSR0 | SSC0: master-transmitter/slave-receiver O/I |
|  | 77 | 0 | P3.10 | TxD0 | ASCO: clock / data output (asynchronous/synchronous) |
|  | 78 | I/O | P3.11 | RxD0 | ASCO: data input (asynchronous) or I/O (synchronous) |
|  | 79 | 0 | P3.12 | BHE | External memory high byte enable signal |
|  |  |  |  | $\overline{\text { WRH }}$ | External memory high byte write strobe |
|  | 80 | I/O | P3.13 | SCLKO | SSCO: master clock output / slave clock input |
|  | 81 | 0 | P3.15 | CLKOUT | System clock output (programmable divider on CPU clock) |

Table 1. Pin description (continued)

| Symbol | Pin | Type | Function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P4.0 -P4.7 | 85-92 | I/O | Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers. <br> In case of an external bus configuration, Port 4 can be used to output the segment address lines: |  |  |
|  | 85 | 0 | P4.0 | A16 | Segment address line |
|  | 86 | 0 | P4.1 | A17 | Segment address line |
|  | 87 | 0 | P4.2 | A18 | Segment address line |
|  | 88 | 0 | P4.3 | A19 | Segment address line |
|  | 89 | 0 | P4.4 | A20 | Segment address line |
|  |  | 1 |  | CAN2_RxD | CAN2: receive data input |
|  |  | I/O |  | SCL | $1^{2} \mathrm{C}$ Interface: serial clock |
|  | 90 | 0 | P4.5 | A21 | Segment address line |
|  |  | 1 |  | CAN1_RxD | CAN1: receive data input |
|  |  | 1 |  | CAN2_RxD | CAN2: receive data input |
|  | 91 | 0 | P4.6 | A22 | Segment address line |
|  |  | 0 |  | CAN1_TxD | CAN1: transmit data output |
|  |  | 0 |  | CAN2_TxD | CAN2: transmit data output |
|  | 92 | 0 | P4.7 | A23 | Most significant segment address line |
|  |  | 0 |  | CAN2_TxD | CAN2: transmit data output |
|  |  | I/O |  | SDA | $1^{2} \mathrm{C}$ Interface: serial data |
| $\overline{\mathrm{RD}}$ | 95 | 0 | External memory read strobe. $\overline{\mathrm{RD}}$ is activated for every external instruction or data read access. |  |  |
| WR/WRL | 96 | 0 | External memory write strobe. In $\overline{W R}$-mode this pin is activated for every external data write access. In WRL mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection. |  |  |
| READY/ READY | 97 | 1 | Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level. |  |  |
| ALE | 98 | 0 | Address latch enable output. In case of use of external addressing or of multiplexed mode, this signal is the latch command of the address lines. |  |  |

Table 1. Pin description (continued)

| Symbol | Pin | Type | Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{EA}} / \mathrm{V}_{\text {STBY }}$ | 99 | 1 | External access enable pin. <br> A low level applied to this pin during and after Reset forces the ST10F273 to start the program from the external memory space. A high level forces ST10F273 to start in the internal memory space. This pin is also used (when Stand-by mode is entered, that is ST10F273 under reset and main $V_{D D}$ turned off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8 V supply for the RTC module (when not disabled) and to retain data inside the Stand-by portion of the XRAM (16Kbyte). <br> It can range from 4.5 to 5.5 V ( 6 V for a reduced amount of time during the device life, 4.0 V when RTC and 32 kHz on-chip oscillator amplifier are turned off). In running mode, this pin can be tied low during reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the presence of a stable $\mathrm{V}_{\mathrm{DD}}$ guarantees the proper biasing of all those modules. |  |  |  |
| $\begin{gathered} \text { POL. } 0 \text {-POL. } 7, \\ \text { POH.0 } \\ \text { POH. } 1 \text { - POH. } 7 \end{gathered}$ | $\begin{gathered} 100-107, \\ 108, \\ 111-117 \end{gathered}$ | I/O | Two 8output corresp Port 0 In case as the in dem Demultip <br> Data p <br> POL. 0 <br> POH. 0 <br> Multipl <br> Data p <br> POL. 0 <br> POH. 0 | it bidirectio via direction onding out selectable of an exte ddress / da ltiplexed b plexed bus <br> th width <br> POL.7: <br> POH.7: <br> xed bus m <br> ath width <br> POL.7: <br> POH.7: | I/O ports PO <br> it. Programm driver to high <br> TTL or CMOS l bus configu (AD) bus in $m$ modes. <br> odes <br> 8-bit <br> D0 - D7 <br> I/O <br> es <br> 8-bit <br> AD0 - AD7 <br> A8 - A15 | OH , bit-wise programmable for input or /O pin as input forces the lance state. The input threshold of <br> PORT0 serves as the address (A) and xed bus modes and as the data (D) bus <br> 16-bi <br> D0 - D7 <br> D8-D15 <br> 16-bi <br> AD0 - AD7 <br> AD8 - AD15 |
| $\begin{array}{\|l} \text { P1L. } 0 \text { - P1L. } 7 \\ \text { P1H. } 0 \text { - P1H. } 7 \end{array}$ | $\begin{aligned} & 118-125 \\ & 128-135 \end{aligned}$ | I/O | Two 8-bit bidirectional I/O ports P1L and P1H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. PORT1 is used as the 16bit address bus (A) in demultiplexed bus modes: if at least BUSCONx is configured such the demultiplexed mode is selected, the pis of PORT1 are not available for general purpose I/O function. The input threshold of Port 1 is selectable (TTL or CMOS). <br> The pins of P1L also serve as the additional (up to 8) analog input channels for the A/D converter, where P1L.x equals ANy (Analog input channel $y$, where $y=x+16$ ). This additional function have higher priority on demultiplexed bus function. The following PORT1 pins have alternate functions: |  |  |  |
|  | 132 | 1 | P1H. 4 | CC24IO | CAPCOM2 | capture input |
|  | 133 | 1 | P1H. 5 | CC25IO | CAPCOM2 | capture input |
|  | 134 | 1 | P1H. 6 | CC26IO | CAPCOM2 | capture input |
|  | 135 | 1 | P1H. 7 | CC27IO | CAPCOM2 | capture input |

Table 1. Pin description (continued)

| Symbol | Pin | Type | Function |
| :---: | :---: | :---: | :---: |
| XTAL1 | 138 | 1 | XTAL1 ${ }^{\text {Main oscillator amplifier circuit and/or external clock input. }}$ |
| XTAL2 | 137 | 0 | XTAL2 Main oscillator amplifier circuit output. |
|  |  |  | To clock the device from an external source, drive XTAL1 while leaving XTAL2 unconnected. Minimum and maximum high / low and rise / fall times specified in the AC Characteristics must be observed. |
| XTAL3 | 143 | 1 | XTAL3 32 kHz oscillator amplifier circuit input |
| XTAL4 | 144 | 0 | XTAL4 32 kHz oscillator amplifier circuit output |
|  |  |  | When 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 shall be tied to ground while XTAL4 shall be left open. Besides, bit OFF32 in RTCCON register shall be set. 32 kHz oscillator can only be driven by an external crystal, and not by a different clock source. |
| $\overline{\text { RSTIN }}$ | 140 | 1 | Reset Input with CMOS Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F273. An internal pull-up resistor permits power-on reset using only a capacitor connected to $\mathrm{V}_{\mathrm{SS}}$. In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the RSTIN line is pulled low for the duration of the internal reset sequence. |
| $\overline{\text { RSTOUT }}$ | 141 | 0 | Internal Reset Indication Output. This pin is driven to a low level during hardware, software or watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed. |
| $\overline{\mathrm{NMI}}$ | 142 | 1 | Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the ST10F273 to go into power down mode. If NMI is high and PWDCFG ='0', when PWRDN is executed, the part will continue to run in normal mode. <br> If not used, pin $\overline{\mathrm{NMI}}$ should be pulled high externally. |
| $\mathrm{V}_{\text {AREF }}$ | 37 | - | A/D converter reference voltage and analog supply |
| $\mathrm{V}_{\text {AGND }}$ | 38 | - | A/D converter reference and analog ground |
| RPD | 84 | - | Timing pin for the return from interruptible power down mode and synchronous / asynchronous reset selection. |
| $V_{D D}$ | $\begin{gathered} 17,46, \\ 72,82,93, \\ 109,126, \\ 136 \end{gathered}$ | - | Digital supply voltage $=+5 \mathrm{~V}$ during normal operation, idle and power down modes. <br> It can be turned off when Stand-by RAM mode is selected. |
| $\mathrm{V}_{\mathrm{SS}}$ | $\begin{gathered} \hline 18,45, \\ 55,71, \\ 83,94, \\ 110,127, \\ 139 \end{gathered}$ | - | Digital ground |
| $\mathrm{V}_{18}$ | 56 | - | 1.8 V decoupling pin: a decoupling capacitor (typical value of 10 nF , max 100 nF ) must be connected between this pin and nearest $\mathrm{V}_{\mathrm{SS}}$ pin. |

## 3 Functional description

The architecture of the ST10F273 combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F273.

Figure 3. Block diagram


## 4 Memory organization

The memory space of the ST10F273 is configured in a unified memory architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16 Mbytes. The entire memory space can be accessed Byte wise or Word wise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

IFlash: 512 Kbytes of on-chip Flash memory. It is divided in 10 blocks (B0F0...B0F9) of the Bank 0 and two blocks of Bank 1 (B1F0, B1F1): read-while-write operations inside the same Bank are not allowed. When Bootstrap mode is selected, the Test-Flash Block BOTF (8 Kbyte) appears at address 00'0000h: refer to Chapter 5: Internal Flash memory on page 25 for more details on memory mapping in boot mode. The summary of address range for IFlash is the following:

Table 2. Summary of IFlash address range

| Blocks | User mode | Size |
| :---: | :---: | :---: |
| BOTF | Not visible | 8 K |
| B0FO | 00'0000h - 00'1FFFh | 8 K |
| B0F1 | 00'2000h - 00'3FFFh | 8 K |
| B0F2 | 00'4000h - 00'5FFFh | 8 K |
| B0F3 | 00'6000h - 00'7FFFh | 8 K |
| B0F4 | 01'8000h - 01'FFFFh | 32K |
| B0F5 | 02'0000h - 02'FFFFh | 64K |
| B0F6 | 03'0000h - 03'FFFFh | 64K |
| B0F7 | 04'0000h - 04'FFFFFh | 64K |
| B0F8 | 05'0000h - 05'FFFFh | 64K |
| B0F9 | 06'0000h - 06'FFFFh | 64K |
| B1F0 | 07'0000h - 07'FFFFh | 64K |
| B1F1 | 08'0000h - 08'FFFFh | 64K |

IRAM: 2 Kbytes of on-chip internal RAM (dual-port) is provided as a storage for data, system stack, general purpose register banks and code. A register bank is 16 Wordwide (R0 to R15) and / or Bytewide (RL0, RH0, ..., RL7, RH7) general purpose registers group.

XRAM: $32 \mathrm{~K}+2$ Kbytes of on-chip extension RAM (single port XRAM) is provided as a storage for data, user stack and code.

The XRAM is divided into two areas, the first 2 Kbytes named XRAM1 and the second 32 Kbytes named XRAM2, connected to the internal XBUS and are accessed like an external memory in 16-bit demultiplexed bus-mode without wait state or read/write delay (31.25ns access at 64 MHz CPU clock). Byte and Word accesses are allowed.

The XRAM1 address range is $00^{\prime} E 000 \mathrm{~h}-00^{\prime} \mathrm{E} 7 F F \mathrm{~F}$ if XPEN (bit 2 of SYSCON register), and XRAM1EN (bit 2 of XPERCON register) are set. If XRAM1EN or XPEN is cleared, then any access in the address range 00'E000h - 00'E7FFh will be directed to external memory
interface, using the BUSCONx register corresponding to address matching ADDRSELx register.
The XRAM2 address range is F'0000h-F'7FFFFh if XPEN (bit 2 of SYSCON register), and XRAM2EN (bit 3 of XPERCON register) are set. If bit XPEN is cleared, then any access in the address range programmed for XRAM2 will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.
The lower portion of the XRAM2 (address range F'0000h-F'3FFFFh) represents also the Stand-by RAM, which can be maintained biased through $\overline{E A}$ / VSTBY pin when main supply $V_{D D}$ is turned off.
As the XRAM appears like external memory, it cannot be used as system stack or as register banks. The XRAM is not provided for single bit storage and therefore is not bit addressable.
SFR/ESFR: 1024 bytes ( $2 \times 512$ bytes) of address space is reserved for the special function register areas. SFRs are Wordwide registers which are used to control and to monitor the function of the different on-chip units.

CAN1: Address range 00'EF00h - 00'EFFFh is reserved for the CAN1 Module access. The CAN1 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN1EN bit 0 of the XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 62.5 ns at 64 MHz CPU clock. No tri-state wait states are used.

CAN2: Address range 00'EEOOh - 00'EEFFh is reserved for the CAN2 Module access. The CAN2 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN2EN bit 1 of the new XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 62.5 ns at 64 MHz CPU clock. No tri-state wait states are used.

If one or the two CAN modules are used, Port 4 cannot be programmed to output all eight segment address lines. Thus, only four segment address lines can be used, reducing the external memory space to 5 Mbytes (1 Mbyte per CS line).
RTC: Address range 00'ED00h - 00'EDFFh is reserved for the RTC Module access. The RTC is enabled by setting XPEN bit 2 of the SYSCON register and bit 4 of the XPERCON register. Accesses to the RTC Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used.

PWM1: Address range 00'EC00h - 00'ECFFh is reserved for the PWM1 Module access. The PWM1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 6 of the XPERCON register. Accesses to the PWM1 Module use demultiplexed addresses and a 16bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used. Only word access is allowed.

ASC1: Address range 00'E900h - 00'E9FFh is reserved for the ASC1 Module access. The ASC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 7 of the XPERCON register. Accesses to the ASC1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used.

SSC1: Address range 00'E800h - 00'E8FFh is reserved for the SSC1 Module access. The SSC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 8 of the XPERCON register. Accesses to the SSC1 Module use demultiplexed addresses and a 16-bit data bus
(only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used.

I2C: Address range 00'EA00h - 00'EAFFh is reserved for the I2C Module access. The I2C is enabled by setting XPEN bit 2 of the SYSCON register and bit 9 of the XPERCON register. Accesses to the I2C Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used.

X-Miscellaneous: Address range 00'EB00h - 00'EBFFh is reserved for the access to a set of XBUS additional features. They are enabled by setting XPEN bit 2 of the SYSCON register and bit 10 of the XPERCON register. Accesses to this additional features use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 62.5 ns at 64 MHz CPU clock. No tristate waitstate is used. The following set of features are provided:

- CLKOUT programmable divider
- XBUS interrupt management registers
- ADC multiplexing on P1L register
- Port1L digital disable register for extra ADC channels
- CAN2 multiplexing on P4.5/P4.6
- CAN1-2 main clock prescaler
- Main voltage regulator disable for Power-down mode
- TTL / CMOS threshold selection for Port0, Port1 and Port5.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 Mbytes of external memory can be connected to the microcontroller.

## Visibility of XBUS peripherals

In order to keep the ST10F273 compatible with the ST10F168 / ST10F269, the XBUS peripherals can be selected to be visible on the external address / data bus. Different bits for X-peripheral enabling in XPERCON register must be set. If these bits are cleared before the global enabling with XPEN bit in SYSCON register, the corresponding address space, port pins and interrupts are not occupied by the peripherals, thus the peripheral is not visible and not available. Refer to Chapter 23: Register set on page 111.

## $5 \quad$ Internal Flash memory

### 5.1 Overview

The on-chip Flash is composed by one matrix module divided in two banks that can be read and modified indipendently one of the other: one bank can be read while another bank is under modification. Bank 0 is 384 Kbytes wide, Bank 1 is 128 Kbytes wide.

This module is on ST10 Internal bus, so it is called IFlash.
Figure 4. Flash structure


The programming operations of the flash are managed by an embedded Flash Program/Erase Controller (FPEC). The High Voltages needed for Program/Erase operations are internally generated.
The Data bus is 32-bit wide for fetch accesses to IFlash, while it is 16 -bit wide for read accesses to IFlash. Read/write accesses to IFlash Control Registers area are 16-bit wide.

### 5.2 Functional description

### 5.2.1 Structure

Following table shows the Address space reserved to the Flash module.
Table 3. Address space of the Flash module

| Description | Addresses | Size |
| :--- | :---: | :---: |
| IFlash sectors | $0 \times 000000$ to $0 \times 08$ FFFF | 512 Kbytes |
| Registers and Flash internal reserved area | $0 \times 0 \mathrm{E} 0000$ to $0 \times 0 \mathrm{E}$ FFFF | 64 Kbytes |

### 5.2.2 Modules structure

The IFlash module is composed by 2 banks: (Bank 0) contains 384 Kbytes of Program Memory divided in 10 sectors (B0F0...B0F7), Bank 0 contains also a reserved sector named Test-Flash. Bank 1 contains 128 Kbytes of Program Memory or Parameter divided in two sectors (B1F0, B1F1, 64 Kbytes each). Addresses from 0x0E 0000 to 0x0E FFFF are reserved for the Control Register Interface and other internal service memory space used by the Flash Program/Erase controller.

The following tables show the memory mapping of the Flash when it is accessed in read mode (Table 4: Flash modules sectorization (read operations)) and when accessed in write or erase mode (Table 5: Flash modules sectorization): Note that with this second mapping, the first four banks are remapped into code segment 1 (same as obtained setting bit ROMS1 in SYSCON register).

Table 4. Flash modules sectorization (read operations)

| Bank | Description | Addresses | Size | ST10 Bus size |
| :---: | :---: | :---: | :---: | :---: |
| B0 | Bank 0 Flash 0 (BOFO) | 0x0000 0000-0x0000 1FFF | 8 KB | 32-bit (I-BUS) |
|  | Bank 0 Flash 1 (B0F1) | 0x0000 2000-0x0000 3FFF | 8 KB |  |
|  | Bank 0 Flash 2 (B0F2) | 0x0000 4000-0x0000 5FFF | 8 KB |  |
|  | Bank 0 Flash 3 (B0F3) | 0x0000 6000-0x0000 7FFF | 8 KB |  |
|  | Bank 0 Flash 4 (B0F4) | 0x0001 8000-0x0001 FFFF | 32 KB |  |
|  | Bank 0 Flash 5 (B0F5) | 0x0002 0000-0x0002 FFFF | 64 KB |  |
|  | Bank 0 Flash 6 (B0F6) | 0x0003 0000-0x0003 FFFF | 64 KB |  |
|  | Bank 0 Flash 7 (B0F7) | 0x0003 0000-0x0003 FFFF | 64 KB |  |
|  | Bank 0 Flash 8 (B0F8) | 0x0004 0000-0x0004 FFFF | 64 KB |  |
|  | Bank 0 Flash 9 (B0F9) | 0x0005 0000-0x0005 FFFF | 64 KB |  |
| B1 | Bank 1 Flash 0 (B1F0) | 0x0006 0000-0x0006 FFFF | 64 KB |  |
|  | Bank 1 Flash 1 (B1F1) | 0x0007 0000-0x0007 FFFF | 64 KB |  |

Table 5. Flash modules sectorization ${ }^{(1)}$

| Bank | Description | Addresses | Size | ST10 bus size |
| :---: | :---: | :---: | :---: | :---: |
| B0 | Bank 0 Test-Flash (BOTF) | 0x0000 0000-0x0000 1FFF | 8 KB | 32-bit (I-BUS) |
|  | Bank 0 Flash 0 (B0FO) | 0x0001 0000-0x0001 1FFF | 8 KB |  |
|  | Bank 0 Flash 1 (B0F1) | 0x0001 2000-0x0001 3FFF | 8 KB |  |
|  | Bank 0 Flash 2 (B0F2) | 0x0001 4000-0x0001 5FFF | 8 KB |  |
|  | Bank 0 Flash 3 (B0F3) | 0x0001 6000-0x0001 7FFF | 8 KB |  |
|  | Bank 0 Flash 4 (B0F4) | 0x0001 8000-0x0001 FFFF | 32 KB |  |
|  | Bank 0 Flash 5 (B0F5) | 0x0002 0000-0x0002 FFFF | 64 KB |  |
|  | Bank 0 Flash 6 (B0F6) | 0x0003 0000-0x0003 FFFF | 64 KB |  |
|  | Bank 0 Flash 7 (B0F7) | 0x0004 0000-0x0004 FFFF | 64 KB |  |
|  | Bank 0 Flash 8 (B0F8) | 0x0004 0000-0x0004 FFFF | 64 KB |  |
|  | Bank 0 Flash 9 (B0F9) | 0x0005 0000-0x0005 FFFF | 64 KB |  |
| B1 | Bank 1 Flash 0 (B1F0) | 0x0006 0000-0x0006 FFFF | 64 KB |  |
|  | Bank 1 Flash 1 (B1F1) | 0x0007 0000-0x0007 FFFF | 64 KB |  |

1. Write operations or with ROMS1='1' or bootstrap mode

The table above refers to the configuration when bit ROMS1 of SYSCON register is set.
When Bootstrap mode is entered:

- Test-Flash is seen and available for code fetches (address 00'0000h)
- User I-Flash is only available for read and write accesses
- Write accesses must be made with addresses starting in segment 1 from 01'0000h, whatever ROMS1 bit in SYSCON value
- Read accesses are made in segment 0 or in segment 1 depending of ROMS1 value. In Bootstrap mode, by default ROMS1 = 0, so the first 32 KBytes of IFlash are mapped in segment 0.


## Example:

In default configuration, to program address 0 , user must put the value 01'0000h in the FARL and FARH registers, but to verify the content of the address 0 a read to 00'0000h must be performed.

Next Table 6 shows the Control Register interface composition: This set of registers can be addressed by the CPU.

Table 6. Control register interface

| Name | Description | Addresses | Size | Bus size |
| :---: | :---: | :---: | :---: | :---: |
| FCR1-0 | Flash control registers 1-0 | 0x000E 0000-0x000E 0007 | 8 byte | $\begin{aligned} & \text { 16-bit } \\ & \text { (XBUS) } \end{aligned}$ |
| FDR1-0 | Flash data registers 1-0 | 0x000E 0008-0x000E 000F | 8 byte |  |
| FAR | Flash address registers | 0x000E 0010-0x000E 0013 | 4 byte |  |
| FER | Flash error register | 0x000E 0014 - 0x000E 0015 | 2 byte |  |
| FNVWPIR | Flash non volatile protection I register | 0x000E DFB4-0x000E DFB7 | 4 byte |  |
| FNVAPR0 | Flash Non volatile access protection register 0 | 0x000E DFB8-0x000E DFB9 | 2 byte |  |
| FNVAPR1 | Flash non volatile access protection register 1 | 0x000E DFBC - 0x000E DFBF | 4 byte |  |

### 5.2.3 Low power mode

The Flash module is automatically switched off executing PWRDN instruction. The consumption is drastically reduced, but exiting this state can require a long time ( $\mathrm{t}_{\text {PD }}$ ).

Recovery time from Power down mode for the Flash modules is anyway shorter than the main oscillator start-up time. To avoid any problem in restarting to fetch code from the Flash, it is important to size properly the external circuit on RPD pin.

Note: $\quad$ PWRDN instruction must not be executed while a Flash program/erase operation is in progress.

### 5.3 Write operation

The Flash module have one single register interface mapped in the memory space $0 \times 0 \mathrm{E}$ 0000 to 0x0E 0015. All the operations are enabled through four 16-bit control registers: Flash Control Register 1-0 High/Low (FCR1H/L-FCR0H/L). Eight other 16-bit registers are used to store Flash Address and Data for Program operations (FARH/L and FDR1H/LFDROH/L) and Write Operation Error flags (FERH/L). All registers are accessible with 8 and 16-bit instructions (since operates in 16-bit mode when in read/ write).

Before accessing the Flash registers used for program/erasing operations, bit 5 (XFLASHEN) in XPERCON register shall be set.
The two banks have their own dedicated sense amplifiers, so that one bank can be read while the other is written.

During a Flash write operation, any attempt to read the bank under modification will output invalid data (software trap 009Bh). This means that the Flash bank is not fetchable when a programming operation is active: The write operation commands must be executed from another bank or from the other memory (internal RAM or external memory).

During a Write operation, when bit LOCK of FCRO is set, it is forbidden to write into the Flash Control Registers.

## Power supply drop

If, during a write operation, the internal low voltage supply drops below a certain internal voltage threshold, any write operation running is suddenly interrupted and the module is reset to Read mode. At following Power-on, the interrupted Flash write operation must be repeated.

### 5.4 Registers description

### 5.4.1 Flash control register 0 low

The Flash Control Register 0 Low (FCROL), together with the Flash Control Register 0 High ( FCROH ), is used to enable and to monitor all the write operations on the IFlash. The user has no access in write mode to the Test-Flash (BOTF). Besides, Test-Flash block is seen by the user in Bootstrap mode only.
FCROL ( $0 \times 0 \mathrm{E}$ 0000) FCR Reset Value:0000h


Table 7. Flash control register 0 low

| Bit | Function |
| :---: | :--- |
| BSY(1:0) | Bank 0:1 Busy (IFlash) <br> These bits indicate that a write operation is running on Bank 0 or Bank 1(IFlash). They are <br> automatically set when bit WMS is set. Setting Protection operation sets bits BSYx (since <br> protection registers are in this Block). When this bits are set, every read access to the <br> corresponding bank will output invalid data (software trap 009Bh), while every write access to the <br> bank will be ignored. At the end of the write operation or during a Program or Erase Suspend these <br> bits are automatically reset and the bank returns to read mode. After a Program or Erase Resume <br> these bits is automatically set again. |
| LOCK | Flash registers access locked <br> When this bit is set, it means that the access to the Flash Control Registers FCROH/-FCR1H/L, <br> FDROH/L-FDR1H/L, FARH/L and FER is locked by the FPEC: any read access to the registers will <br> output invalid data (software trap 009Bh) and any write access will be ineffective. LOCK bit is <br> automatically set when the Flash bit WMS is set. <br> This is the only bit the user can always access to detect the status of the Flash: once it is found <br> low, the rest of FCROL and all the other Flash registers are accessible by the user as well. <br> Note that FER content can be read when LOCK is low, but its content is updated only when also <br> BSYx bits are reset. |

### 5.4.2 Flash control register 0 high

The Flash Control Register 0 High (FCROH) together with the Flash Control Register 0 Low (FCROL) is used to enable and to monitor all the write operations on the IFlash. The user has no access in write mode to the Test-Flash (BOTF). Besides, Test-Flash block is seen by the user in Bootstrap mode only.

|  | FCROH (0x0E 0002) |  |  |  | FCR |  |  |  |  |  | Reset Value:0000h |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 109 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WMS | SUSP | WPG | DWPG | SER | reserved | SPR | SMOD |  |  | reserved |  |  |  |  |
| RW | RW | RW | RW | RW |  | RW | RW |  |  |  |  |  |  |  |

Table 8. Flash control register 0 high

| Bit | Function |
| :--- | :--- |
| SMOD | This must be set before every Write Operation except for writing in the Flash Non Volatile <br> Protection Registers, SMOD is automatically reset at the end of the Write Operation. |
| SPR | Set protection <br> This bit must be set to select the Set Protection operation. The Set Protection operation allows to <br> program Os in place of 1s in the Flash Non Volatile Protection Registers. The Flash Address in <br> which to program must be written in the FARH/L registers, while the Flash Data to be programmed <br> must be written in the FDROH/L before starting the execution by setting bit WMS. A sequence error <br> is flagged by bit SEQER of FER if the address written in FARH/L is not in the range ox0EDFB0- <br> 0x0EDFBF. SPR bit is automatically reset at the end of the Set Protection operation. |
| SER | Sector erase <br> This bit must be set to select the Sector Erase operation in the Flash modules. The Sector Erase <br> operation allows to erase all the Flash locations to value 0xFF. From 1 to all the sectors of the <br> same bank (excluded Test-Flash for Bank BO) can be selected to be erased through bits BxFy of <br> FCR1H/L registers before starting the execution by setting bit WMS. It is not necessary to pre- <br> program the sectors to 0x00, because this is done automatically. SER bit is automatically reset at <br> the end of the Sector Erase operation. |
| DWPG | Double word program <br> This bit must be set to select the Double Word (64 bits) Program operation in the Flash module. <br> The Double Word Program operation allows to program Os in place of 1s. The Flash Address in <br> which to program (aligned with even words) must be written in the FARH/L registers, while the 2 <br> Flash Data to be programmed must be written in the FDROH/L registers (even word) and FDR1H/L <br> registers (odd word) before starting the execution by setting bit WMS. DWPG bit is automatically <br> reset at the end of the Double Word Program operation. |
| WPG | Word program <br> This bit must be set to select the Word (32 bits) Program operation in the Flash module. The Word <br> Program operation allows to program Os in place of 1s. The Flash Address to be programmed must <br> be written in the FARH/L registers, while the Flash Data to be programmed must be written in the <br> FDR0H/L registers before starting the execution by setting bit WMS. WPG bit is automatically reset <br> at the end of the Word Program operation. |

Table 8. Flash control register 0 high (continued)

| Bit | Function |
| :---: | :--- |
| SUSP | Suspend <br> This bit must be set to suspend the current Program (Word or Double Word) or Sector Erase <br> operation in order to read data in one of the sectors of the bank under modification or to program <br> data in another bank. The Suspend operation resets the Flash bank to normal read mode <br> (automatically resetting bits BSYx). When in Program Suspend, the Flash module accepts only the <br> following operations: Read and Program Resume. When in Erase Suspend the module accepts <br> only the following operations: Read, Erase Resume and Program (Word or Double Word; Program <br> operations cannot be suspended during Erase Suspend). To resume a suspended operation, the <br> WMS bit must be set again, together with the selection bit corresponding to the operation to <br> resume (WPG, DWPG, SER). (1) |
| WMS | Write mode start <br> This bit must be set to start every write operation in the Flash module. At the end of the write <br> operation or during a Suspend, this bit is automatically reset. To resume a suspended operation, <br> this bit must be set again. It is forbidden to set this bit if bit ERR of FER is high (the operation is not <br> accepted). It is also forbidden to start a new write (program or erase) operation (by setting WMS <br> high) when bit SUSP of FCRO is high. Resetting this bit by software has no effect. |

1. It is forbidden to start a new Write operation with bit SUSP already set.

### 5.4.3 Flash control register 1 low

The Flash Control Register 1 Low (FCR1L), together with Flash Control Register 1 High (FCR1H), is used to select the sectors to Erase or, during any write operation, to monitor the status of each sector and bank.


Table 9. Flash control register 1 low

| Bit | Function |
| :---: | :--- |
| B0F(9:0) | Bank 0 IFlash sector 9:0 status <br> These bits must be set during a Sector Erase operation to select the sectors to erase in Bank 0. <br> Besides, during any erase operation, these bits are automatically set and give the status of the 10 <br> sectors of Bank 0 (BOF9-B0F0). The meaning of B0Fy bit for Sector y of Bank 0 is given by the <br> next Table 11 Banks (BxS) and Sectors (BxFy) Status bits meaning. These bits are automatically <br> reset at the end of a Write operation if no errors are detected. |

### 5.4.4 Flash control register 1 high

The Flash Control Register 1 High (FCR1H), together with Flash Control Register 1 Low (FCR1L), is used to select the sectors to Erase or, during any write operation, to monitor the status of each sector and bank.


Table 10. Flash control register 1 high

| Bit | Function |
| :---: | :--- |
| B1F(1:0) | Bank 1 IFlash sector 1:0 status <br> These bits must be set during a Sector Erase operation to select the sectors to erase in Bank 1. <br> Besides, during any erase operation, these bits are automatically set and give the status of the two <br> sectors of Bank 1 (B1F1-B1F0). The meaning of B1Fy bit for Sector y of Bank 0 is given by the <br> next Table 11 Banks (BxS) and Sectors (BxFy) Status bits meaning. These bits are automatically <br> reset at the end of a Write operation if no errors are detected. |
| B0S | Bank 0 status <br> During any erase operation, this bit is automatically modified and gives the status of the Bank 0. <br> The meaning of B0S bit is given in the next Table 11 Banks (BxS) and Sectors (BxFy) Status bits <br> meaning. This bit is automatically reset at the end of a erase operation if no errors are detected. |
| B1S | Bank 1 status <br> During any erase operation, this bit is automatically modified and gives the status of the Bank 1. <br> The meaning of B1S bit is given in the next Table 11 Banks (BxS) and Sectors (BxFy) Status bits <br> meaning. This bit is automatically reset at the end of a erase operation if no errors are detected. |

Table 11. Banks (BxS) and sectors (BxFy) status bits meaning

| ERR | SUSP | BxS =1 meaning | BxFy $=\mathbf{1}$ meaning |
| :---: | :---: | :--- | :--- |
| 1 | - | Erase error in bank $x$ | Erase error in sector $y$ of bank $x$ |
| 0 | 1 | Erase suspended in bank $x$ | Erase suspended in sector $y$ of bank $x$ |
| 0 | 0 | Don't care | Don't care |

### 5.4.5 Flash data register 0 low

The Flash Address Registers (FARH/L) and the Flash Data Registers (FDR1H/L-FDR0H/L) are used during the program operations to store Flash Address in which to program and Data to program.
FDROL (0x0E 0008) FCR Reset value: FFFFh

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN15 | DIN14 | DIN13 | DIN12 | DIN11 | DIN10 | DIN9 | DIN8 | DIN7 | DIN6 | DIN5 | DIN4 | DIN3 | DIN2 | DIN1 | DINO |
| RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW |

Table 12. Flash data register 0 low

| Bit | Function |
| :---: | :--- |
| DIN(15:0) | Data input 15:0 <br> These bits must be written with the Data to program the Flash with the following operations: Word <br> Program (32-bit), Double Word Program (64-bit) and Set Protection. |

### 5.4.6 Flash data register 0 high



Table 13. Flash data register 0 high

| Bit | Function |
| :---: | :--- |
| DIN(31:16) | Data input 31:16 <br> These bits must be written with the Data to program the Flash with the following operations: Word <br> Program (32-bit), Double Word Program (64-bit) and Set Protection. |

### 5.4.7 Flash data register 1 low



Table 14. Flash data register 1 low

| Bit | Function |
| :---: | :--- |
| DIN(15:0) | Data input 15:0 <br> These bits must be written with the Data to program the Flash with the following operations: Word <br> Program (32-bit), Double Word Program (64-bit) and Set Protection. |

### 5.4.8 Flash data register 1 high



Table 15. Flash data register 1 high

| Bit | Function |
| :---: | :--- |
| DIN(31:16) | Data input 31:16 <br> These bits must be written with the Data to program the Flash with the following operations: Word <br> Program (32-bit), Double Word Program (64-bit) and Set Protection. |

### 5.4.9 Flash address register low

FARL (0x0E 0010) FCR Reset value: 0000h

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD15 | ADD14 | ADD13 | ADD12 | ADD11 | ADD10 | ADD9 | ADD8 | ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | reserved |  |
| RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW |  |  |

Table 16. Flash address register low

| Bit | Function |
| :---: | :--- |
| ADD(15:2) | Address 15:2 <br> These bits must be written with the Address of the Flash location to program in the following <br> operations: Word Program (32-bit) and Double Word Program (64-bit). In Double Word Program bit <br> ADD2 must be written to '0'. |

### 5.4.10 Flash address register high

| 15 | FARH (0x0E 0012) |  |  |  |  | FCR |  |  |  |  |  | Reset value: 0000h |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| reserved |  |  |  |  |  |  |  |  |  |  | ADD20 | ADD19 | ADD18 | ADD17 | ADD16 |
|  |  |  |  |  |  |  |  |  |  |  | RW | RW | RW | RW | RW |

Table 17. Flash address register high

| Bit | Function |
| :---: | :--- |
| ADD(20:16) | Address 20:16 <br> These bits must be written with the Address of the Flash location to program in the following <br> operations: Word Program and Double Word Program. |

### 5.4.11 Flash error register

Flash Error register, as well as all the other Flash registers, can be properly read only once LOCK bit of register FCROL is low. Nevertheless, its content is updated when also BSYx bits are reset as well; for this reason, it is definitively meaningful reading FER register content only when LOCK bit and BSYx bits are cleared.


Table 18. Flash error register

| Bit | Function |
| :--- | :--- |
| ERR | Write error <br> This bit is automatically set when an error occurs during a Flash write operation or when a bad <br> write operation setup is done. Once the error has been discovered and understood, ERR bit must <br> be software reset. |
| ERER | Erase error <br> This bit is automatically set when an Erase error occurs during a Flash write operation. This error <br> is due to a real failure of a Flash cell, that can no more be erased. This kind of error is fatal and the <br> sector where it occurred must be discarded. This bit has to be software reset. |
| PGER | Program error <br> This bit is automatically set when a Program error occurs during a Flash write operation. This error <br> is due to a real failure of a Flash cell, that can no more be programmed. The word where this error <br> occurred must be discarded. This bit has to be software reset. |
| 10ER | 1 over 0 error <br> This bit is automatically set when trying to program at 1 bits previously set at 0 (this does not <br> happen when programming the Protection bits). This error is not due to a failure of the Flash cell, <br> but only flags that the desired data has not been written. This bit has to be software reset. |
| SEQER | Sequence error <br> This bit is automatically set when the control registers (FCR1H/L-FCROH/L, FARH/L, FDR1H/L- <br> FDROH/L) are not correctly filled to execute a valid Write Operation. In this case no Write <br> Operation is executed. This bit has to be software reset. |

Table 18. Flash error register

| Bit | Function |
| :---: | :--- |
| RESER | Resume error <br> This bit is automatically set when a suspended Program or Erase operation is not resumed <br> correctly due to a protocol error. In this case the suspended operation is aborted. This bit has to be <br> software reset. |
| WPF | Write protection flag <br> This bit is automatically set when trying to program or erase in a sector write protected. In case of <br> multiple Sector Erase, the not protected sectors are erased, while the protected sectors are not <br> erased and bit WPF is set. This bit has to be software reset. |

### 5.5 Protection strategy

The protection bits are stored in Non Volatile Flash cells, that are read once at reset and stored in 5 Volatile registers. Before they are read from the Non Volatile cells, all the available protections are forced active during reset.

The protections can be programmed using the Set Protection operation (see Flash Control Registers paragraph), that can be executed from all the internal or external memories.
Two kind of protections are available: write protections to avoid unwanted writings and access protections to avoid piracy. In next paragraphs all different level of protections are shown, and architecture limitations are highlighted as well.

### 5.5.1 Protection registers

The 5 Non Volatile Protection Registers are one time programmable for the user.
Two register (FNVWPIRL/FNVWPIRH) are used to store the Write Protection fuses for each sector IFlash module. The other three Registers (FNVAPR0 and FNVAPR1L/H) are used to store the Access Protection fuses.

### 5.5.2 Flash non volatile write protection I register low



Table 19. Flash non volatile write protection register low

| Bit | Function |
| :---: | :--- |
| WOP(9:0) | Write protection bank 0 / sectors 9-0 <br> These bits, if programmed at 0, disable any write access to the sectors of Bank 0 (IFlash). |

### 5.5.3 Flash non volatile write protection I register high

FNVWPIRH (0x0E DFB6) NVR Delivery value: FFFFh


Table 20. Flash non volatile protection register high

| Bit | Function |
| :---: | :--- |
| W1P(1:0) | Write protection bank 1/ sectors 1-0 <br> These bits, if programmed at 0, disable any write access to the sectors of Bank 1 (IFlash). |

### 5.5.4 Flash non volatile access protection register 0

FNVAPR0 (0x0E DFB8) NVR Delivery value: ACFFh

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| reserved |  |  |  |  |  |  |  |  |  |  |  |  |  | DBGP | ACCP |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | RW | RW |

Table 21. Flash non volatile access protection register 0

| Bit | Function |
| :--- | :--- |
| ACCP | Access protection <br> This bit, if programmed at 0, disables any access (read/write) to data mapped inside IFlash Module <br> address space, unless the current instruction is fetched from IFlash. |
| DBGP | Debug protection <br> This bit, if erased at 1, allows to by-pass all the protections using the Debug features through the <br> Test Interface. If programmed at 0, on the contrary, all the debug features, the Test Interface and all <br> the Flash Test Modes are disabled. Even STMicroelectronics will not be able to access the device <br> to run any eventual failure analysis. |


| 5.5.5 |  | as | non | atil | - | ¢ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | NVAP | R1L (0 | E DF |  |  |  | NVR |  |  |  | Deli | ivery | value: | FFFFh |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PDS15 | PDS14 | PDS13 | PDS12 | PDS11 | PDS10 | PDS9 | PDS8 | PDS7 | PDS6 | PDS5 | PDS4 | PDS3 | PDS2 | PDS1 | PDS0 |
| RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW | RW |

Table 22. Flash non volatile access protection register 1 low

| Bit | Function |
| :---: | :--- |
| PDS(15:0) | Protections disable 15-0 <br> If bit PDSx is programmed at 0 and bit PENx is erased at 1, the action of bit ACCP is disabled. Bit <br> PDSO can be programmed at 0 only if both bits DBGP and ACCP have already been programmed <br> at 0. Bit PDSx can be programmed at 0 only if bit PENx-1 has already been programmed at 0. |

### 5.5.6 Flash non volatile access protection register 1 high



Table 23. Flash non volatile access protection register 1 high

| Bit | Function |
| :---: | :--- |
| PEN15-0 | Protections enable 15-0 <br> If bit PENx is programmed at 0 and bit PDS $x+1$ is erased at 1, the action of bit ACCP is enabled <br> again. Bit PENx can be programmed at 0 only if bit PDSx has already been programmed at 0. |

### 5.5.7 Access protection

The I-Flash module has one level of access protection (access to data both in Reading and Writing): if bit ACCP of FNVAPR0 is programmed at 0 , the I-Flash module becomes access protected: data in the I-Flash module can be read only if the current execution is from the IFlash module itself.

Protection can be permanently disabled by programming bit PDS0 of FNVAPR1H, in order to analyze rejects. Protection can be permanently enabled again by programming bit PENO of FNVAPR1L. The action to disable and enable again Access Protections in a permanent way can be executed a maximum of 16 times.

Trying to write into the access protected Flash from internal RAM or external memories will be unsuccessful. Trying to read into the access protected Flash from internal RAM or external memories will output a dummy data (software trap 0x009Bh).
When the Flash module is protected in access, also the data access through PEC of a peripheral is forbidden. To read/write data in PEC mode from/to a protected bank, first it is necessary to temporarily unprotect the Flash module.
In the following table a summary of all levels of possible Access protection is reported: in particular, supposing to enable all possible access protections, when fetching from a
memory as listed in the first column, what is possible and what is not possible to do (see column headers) is shown in the table.

Table 24. Summary of access protection level

|  | Read IFlash / <br> jump to IFlash | Read XRAMS or <br> Ext Mem / Jump to <br> XRAM or Ext Mem | Read Flash <br> registers | Write Flash <br> registers |
| :--- | :---: | :---: | :---: | :---: |
| Fetching from IFlash | Yes / Yes | Yes / Yes | Yes | Yes |
| Fetching from IRAM | No / Yes | Yes / Yes | Yes | No |
| Fetching from XRAM | No / Yes | Yes / Yes | Yes | No |
| Fetching from External <br> memory | No / Yes | Yes / Yes | Yes | No |

### 5.5.8 Write protection

The Flash modules have one level of Write Protections: Each sector of each bank can be Software Write Protected by programming at 0 the related bit WyPx in FNVWPIRL/H register.

### 5.5.9 Temporary unprotection

Bits WyPx of FNVWPIRL/H can be temporary unprotected by executing the Set Protection operation and writing 1 into these bits.
Bit ACCP can be temporary unprotected by executing the Set Protection operation and writing are executed from IFlash.

To restore the write access protection bits it is necessary to reset the microcontroller or to execute a Set Protection operation and write 0 into desidered bits.
It is not necessary to temporary unprotect the access protected IFlash in order to update the code: it is, in fact, sufficient to execute the updating instructions from another Flash bank.

In reality, when a temporary unprotection operation is executed, the corresponding volatile register is written to 1 , while the non volatile registers bits previously written to 0 (for a protection set operation), will continue to mantain the 0 . For this reason, the user software must be in charge to track the current protection status (for instance using a specific RAM area), it is not possible to deduce it by reading the non volatile register content (a temporary unprotection cannot be detected).

### 5.6 Write operation examples

In the following, examples for each kind of Flash write operation are presented.
Note: $\quad$ Moreover, direct addressing is not allowed for write accesses to IFlash control registers. This means that both address and data for a writing operation must be loaded in one of ST10 GPR register (R0...R15).

Write operation on IBus registers is 16 bit wide.

## Example of indirect addressing mode:

| MOV RWm, \#ADDRESS; | /*Load Add in RWm*/ |
| :--- | :--- | :--- |
| MOV RWn, \#DATA; | /*Load Data in RWn*/ |
| MOV $[R W m]$, RWn; | /*Indirect addressing*/ |

## Word program

Example: 32-bit Word Program of data 0xAAAAAAAA at address 0x025554

```
FCROH|= 0x2080; /*Set WPG in FCROH, SMOD must be set*/
FARL = 0x5554; /*Load Add in FARL*/
FARH = 0x0002; /*Load Add in FARH*/
FDROL = OxAAAA; /*Load Data in FDROL*/
FDROH = OXAAAA; /*Load Data in FDROH*/
FCROH|= 0x8000; /*Operation start*/
```


## Double word program

Example: Double Word Program (64-bit) of data 0x55AA55AA at address 0x035558 and data 0xAA55AA55 at address 0x03555C.

```
FCR0H |= 0x1080; /*Set DWPG, SMOD must be set/
FARL = 0x5558; /*Load Add in FARL*/
FARH = 0x0003; /*Load Add in FARH*/
FDROL = 0x55AA; /*Load Data in FDROL*/
FDROH = 0x55AA; /*Load Data in FDROH*/
FDR1L = 0xAA55; /*Load Data in FDR1L*/
FDR1H = 0xAA55; /*Load Data in FDR1H*/
FCROH |= 0x8000; /*Operation start*/
```

Double Word Program is always performed on the Double Word aligned on a even Word: bit ADD2 of FARL is ignored.

## Sector erase

Example: Sector Erase of sectors B0F1 and B0F0 of Bank 0.

```
FCROH | 0x0880; /*Set SER in FCROH, SMOD must be set*/
FCR1L = 0x0003; /*Set B0F1, B0F0*/
FCROH | 0x8000; /*Operation start*/
```


## Suspend and resume

Word Program, Double Word Program, and Sector Erase operations can be suspended in the following way:

```
FCROH |= 0x4000; /*Set SUSP in FCROH*/
```

Then the operation can be resumed in the following way:

```
FCROH |= 0x0800; /*Set SER in FCROH*/
FCROH |= 0x8000; /*Operation resume*/
```

Before resuming a suspended Erase, FCR1H/FCR1L must be read to check if the Erase is already completed (FCR1H = FCR1L $=0 \times 0000$ if Erase is complete). Original setup of Select Operation bits in FCROH/L must be restored before the operation resume, otherwise the operation is aborted and bit RESER of FER is set.

## Erase suspend, program and resume

A Sector Erase operation can be suspended in order to program (Word or Double Word) another sector.

Example: Sector Erase of sector B0F1.

```
FCROH |= 0x0880; /*Set SER in FCROH, SMOD must be set*/
FCR1L | 0x0002; /*Set B0F1*/
FCROH |= 0x8000; /*Operation start*/
```

Example: Sector Erase Suspend.

```
FCROH |= 0x4000; /*Set SUSP in FCROH*/
do /*Loop to wait for LOCK=0 and WMS=0*/
{tmp1 = FCROL;
    tmp2 = FCROH;
} while ((tmp1 && 0x0010) || (tmp2 && 0x8000));
```

Example: Word Program of data 0x5555AAAA at address 0x045554.

```
FCROH &= 0xBFFF; /*Rst SUSP in FCROH*/
FCROH|= 0x2080;/*Set WPG in FCROH, SMOD must be set*/
FARL = 0x5554; /*Load Add in FARL*/
FARH = 0x0004; /*Load Add in FARH*/
FDROL = OxAAAA; /*Load Data in FDROL*/
FDROH = 0x5555; /*Load Data in FDROH*/
FCROH |= 0x8000; /*Operation start*/
```

Once the Program operation is finished, the Erase operation can be resumed in the following way:

```
FCROH| = 0x0800;/*Set SER in FCROH*/
FCR0H|}= 0x8000;/*Operation resume*/
```

Notice that during the Program Operation in Erase suspend, bits SER and SUSP are low. A Word or Double Word Program during Erase Suspend cannot be suspended.

In summary:
A Sector Erase can be suspended by setting SUSP bit.

- To perform a Word Program operation during Erase Suspend, firstly bits SUSP and SER must be reset, then bit WPG and WMS can be set.
- To resume the Sector Erase operation bit SER must be set again.
- In any case it is forbidden to start any write operation with SUSP bit already set.


## Set Protection

Example 1: Enable Write Protection of sectors B0F3-0 of Bank 0.

```
FCROH | 0x0100; /*Set SPR in FCROH*/
FARL = 0xDFB4; /*Load Add of register FNVWPIR in FARL*/
FARH = Ox000E; /*Load Add of register FNVWPIR in FARH*/
FDROL = 0xFFFO; /*Load Data in FDROL*/
FDROH = OxFFFF; /*Load Data in FDROH*/
FCROH |= 0x8000; /*Operation start*/
```

Notice that SMOD bit of FCROH must NOT be set.

Example 2: Enable Access and Debug Protection.

```
FCROH |= 0x0100; /*Set SPR in FCROH*/
FARL = 0xDFB8; /*Load Add of register FNVAPRO in FARL*/
FARH = 0x000E; /*Load Add of register FNVAPRO in FARH*/
FDROL = OxFFFC; /*Load Data in FDROL*/
FCROH |= 0x8000; /*Operation start*/
```

Notice that SMOD bit of FCROH must NOT be set.
Example 3: Disable in a permanent way Access and Debug Protection.

```
FCR0H |= 0x0100; /*Set SPR in FCR0H*/
FARL = OxDFBC; /*Load Add of register FNVAPR1L in FARL*/
FARH = 0x000E; /*Load Add of register FNVAPR1L in FARH*/
FDROL = OxFFFE; /*Load Data in FDROL for clearing PDSO*/
FCROH |= 0x8000; /*Operation start*/
```

Notice that SMOD bit of FCROH must NOT be set.
Example 4: Enable again in a permanent way Access and Debug Protection, after having disabled them.

```
FCR0H |= 0x0100; /*Set SPR in FCR0H*/
FARL = 0xDFBC; /*Load Add register FNVAPR1H in FARL*/
FARH = 0x000E; /*Load Add register FNVAPR1H in FARH*
FDROH = OxFFFE; /*Load Data in FDROH for clearing
PENO* /
FCROH |= 0x8000; /*Operation start*/
```

Notice that SMOD bit of FCROH must NOT be set.
Disable and re-enable of Access and Debug Protection in a permanent way (as shown by examples 3 and 4) can be done for a maximum of 16 times.

### 5.7 Write operation summary

In general, each write operation is started through a sequence of 3 steps:

1. The first instruction is used to select the desired operation by setting its corresponding selection bit in the Flash Control Register 0.
2. The second step is the definition of the Address and Data for programming or the sectors or banks to erase, SMOD must be always set except for writing in Flash Non Volatile Protection registers.
3. The last instruction is used to start the write operation, by setting the start bit WMS in the FCRO.

Once selected, but not yet started, one operation can be canceled by resetting the operation selection bit.

A summary of the available Flash Module Write Operations are shown in the following Table 25.

Table 25. Flash write operations

| Operation | Select bit | Address and data | Start bit |
| :--- | :---: | :---: | :---: |
| Word program (32-bit) | WPG | FARL/FARH <br> FDROL/FDROH | WMS |
| Double word program (64-bit) | DWPG | FARL/FARH <br> FDROL/FDROH <br> FDR1L/FDR1H | WMS |
| Sector erase | SER | FCR1L/FCR1H | WMS |
| Set protection | SPR | FDROL/FDR0H | WMS |
| Program/Erase suspend | SUSP | None | None |

## 6 Bootstrap loader

ST10F273 implements Boot capabilities in order to:

- Support bootstrap via UART or bootstrap via CAN for the standard bootstrap.
- Support a selective bootstrap loader, to manage the bootstrap sequence in a different way.


### 6.1 Selection among user-code, standard or selective bootstrap

The boot modes are triggered with a special combination set on Port0L[5...4]. Those signals, as other configuration signals, are latched on the rising edge of RSTIN pin.

- Decoding of reset configuration (POL. $5=1, \mathrm{POL} .4=1$ ) will select the normal mode (also called User mode) and select the user Flash to be mapped from address 00'0000h.
- Decoding of reset configuration (POL. $5=1, \mathrm{POL} .4=0$ ) will select ST10 standard bootstrap mode (Test-Flash is active and overlaps user Flash for code fetches from address 00'0000h; user Flash is active and available for read accesses).
- Decoding of reset configuration (POL. $5=0, \mathrm{POL} 4=$.1 ) will activate new verifications to select which bootstrap software to execute:
- if the User mode signature in the User Flash is programmed correctly, then a software reset sequence is selected and the User code is executed;
- if the User mode signature is not programmed correctly in the user Flash, then the User key location is read again. Its value will determine which communication channel will be enabled for bootstraping.

Table 26. ST10F273 boot mode selection

| P0.5 | P0.4 | ST10 decoding |
| :---: | :---: | :--- |
| 1 | 1 | User mode: user Flash mapped at 00'0000h |
| 1 | 0 | Standard bootstrap loader: User Flash mapped from 00'0000h, code fetches <br> redirected to Test-Flash at 00'0000h |
| 0 | 1 | Selective boot mode: User Flash mapped from 00'0000h, code fetches <br> redirected to Test-Flash at 00'0000h (different sequence execution in respect of <br> Standard Bootstrap Loader) |
| 0 | 0 | Reserved |

### 6.2 Standard bootstrap loader

After entering the standard BSL mode and the respective initialization, the ST10F273 scans the RxD0 line and the CAN1_RxD line to receive either a valid dominant bit from CAN interface, or a start condition from UART line.

Start condition on UART RxD: ST10F273 starts standard bootstrap loader. This bootstrap loader is identical to other ST10 devices (example: ST10F269, ST10F168).

Valid dominant bit on CAN1 RxD: ST10F273 start bootstrapping via CAN1.

### 6.3 Alternate and selective boot mode (ABM \& SBM)

### 6.3.1 Activation of the ABM and SBM

Alternate boot is activated with the combination '01' on Port0L[5..4] at the rising edge of RSTIN.

### 6.3.2 User mode signature integrity check

The behavior of the Selective Boot mode is based on the computing of a signature between the content of 2 memory locations and a comparison with a reference signature. This requires that users who use Selective Boot have reserved and programmed the Flash memory locations.

### 6.3.3 Selective boot mode

When the user signature is not correct, instead of executing the Standard Bootstrap Loader (triggered by POL. 4 low at reset), additional check is made.
Depending on the value at the User key location, following behavior will occur:

- A jump is performed to the Standard Bootstrap Loader
- Only UART is enabled for bootstraping
- Only CAN1 is enabled for bootstraping
- The device enters an infinite loop.


## 7 Central processing unit (CPU)

The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been added for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Most of the ST10F273's instructions can be executed in one instruction cycle which requires 31.25 ns at 64 MHz CPU clock. For example, shift and rotate instructions are processed in one instruction cycle independent of the number of bits to be shifted.

Multiple-cycle instructions have been optimized: branches are carried out in 2 cycles, 16 x 16-bit multiplication in 5 cycles and a 32/16-bit division in 10 cycles.

The jump cache reduces the execution time of repeatedly performed jumps in a loop, from 2 cycles to 1 cycle.

The CPU uses a bank of 16 word registers to run the current context. This bank of General Purpose Registers (GPR) is physically stored within the on-chip Internal RAM (IRAM) area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU.

The number of register banks is only restricted by the available Internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 2048 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register.

Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

Figure 5. CPU block diagram (MAC unit not included)


### 7.1 Multiplier-accumulator unit (MAC)

The MAC coprocessor is a specialized coprocessor added to the ST10 CPU Core in order to improve the performances of the ST10 Family in signal processing algorithms.

The standard ST10 CPU has been modified to include new addressing capabilities which enable the CPU to supply the new coprocessor with up to 2 operands per instruction cycle.
This new coprocessor (so-called MAC) contains a fast multiply-accumulate unit and a repeat unit.

The coprocessor instructions extend the ST10 CPU instruction set with multiply, multiplyaccumulate, 32-bit signed arithmetic operations.

Figure 6. MAC unit architecture


### 7.2 Instruction set summary

The Table 27 lists the instructions of the ST10F273. The detailed description of each instruction can be found in the "ST10 Family Programming Manual".

Table 27. Standard instruction set summary

| Mnemonic | Description | Bytes |
| :---: | :---: | :---: |
| ADD(B) | Add word (byte) operands | $2 / 4$ |
| ADDC(B) | Add word (byte) operands with Carry | $2 / 4$ |
| SUB(B) | Subtract word (byte) operands | $2 / 4$ |
| SUBC(B) | Subtract word (byte) operands with Carry | $2 / 4$ |
| MUL(U) | (Un)Signed multiply direct GPR by direct GPR (16-16-bit) | 2 |
| DIV(U) | (Un)Signed divide register MDL by direct GPR (16-/16-bit) | 2 |
| DIVL(U) | (Un)Signed long divide reg. MD by direct GPR (32-/16-bit) | 2 |
| CPL(B) | Complement direct word (byte) GPR | 2 |
| NEG(B) | Negate direct word (byte) GPR | 2 |
| AND(B) | Bit-wise AND, (word/byte operands) | $2 / 4$ |
| OR(B) | Bit-wise OR, (word/byte operands) | $2 / 4$ |
| XOR(B) | Bit-wise XOR, (word/byte operands) | $2 / 4$ |
| BCLR | Clear direct bit | 2 |
| BSET | Set direct bit | 2 |
| BMOV(N) | Move (negated) direct bit to direct bit | 4 |
| BAND, BOR, BXOR | AND/OR/XOR direct bit with direct bit | 4 |
| BCMP | Compare direct bit to direct bit | 4 |
| BFLDH/L | Bit-wise modify masked high/low byte of bit-addressable direct word memory with immediate data | 4 |
| CMP(B) | Compare word (byte) operands | $2 / 4$ |
| CMPD1/2 | Compare word data to GPR and decrement GPR by $1 / 2$ | $2 / 4$ |
| CMPI1/2 | Compare word data to GPR and increment GPR by $1 / 2$ | $2 / 4$ |
| PRIOR | Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR | 2 |
| SHL / SHR | Shift left/right direct word GPR | 2 |
| ROL / ROR | Rotate left/right direct word GPR | 2 |
| ASHR | Arithmetic (sign bit) shift right direct word GPR | 2 |
| MOV(B) | Move word (byte) data | $2 / 4$ |
| MOVBS | Move byte operand to word operand with sign extension | $2 / 4$ |
| MOVBZ | Move byte operand to word operand with zero extension | $2 / 4$ |
| JMPA, JMPI, JMPR | Jump absolute/indirect/relative if condition is met | 4 |
| JMPS | Jump absolute to a code segment | 4 |

Table 27. Standard instruction set summary (continued)

| Mnemonic | Description | Bytes |
| :---: | :---: | :---: |
| $J(N) B$ | Jump relative if direct bit is (not) set | 4 |
| JBC | Jump relative and clear bit if direct bit is set | 4 |
| JNBS | Jump relative and set bit if direct bit is not set | 4 |
| CALLA, CALLI,CALLR | Call absolute/indirect/relative subroutine if condition is met | 4 |
| CALLS | Call absolute subroutine in any code segment | 4 |
| PCALL | Push direct word register onto system stack and call absolute subroutine | 4 |
| TRAP | Call interrupt service routine via immediate trap number | 2 |
| PUSH, POP | Push/pop direct word register onto/from system stack | 2 |
| SCXT | Push direct word register onto system stack and update register with word operand | 4 |
| RET | Return from intra-segment subroutine | 2 |
| RETS | Return from inter-segment subroutine | 2 |
| RETP | Return from intra-segment subroutine and pop direct word register from system stack | 2 |
| RETI | Return from interrupt service subroutine | 2 |
| SRST | Software reset | 4 |
| IDLE | Enter Idle mode | 4 |
| PWRDN | Enter power down mode (supposes $\overline{\text { NMI-pin being low) }}$ | 4 |
| SRVWDT | Service watchdog timer | 4 |
| DISWDT | Disable watchdog timer | 4 |
| EINIT | Signify end-of-initialization on RSTOUT-pin | 4 |
| ATOMIC | Begin ATOMIC sequence | 2 |
| EXTR | Begin EXTended register sequence | 2 |
| EXTP(R) | Begin EXTended page (and register) sequence | 2 / 4 |
| EXTS(R) | Begin EXTended segment (and register) sequence | $2 / 4$ |
| NOP | Null operation | 2 |

### 7.3 MAC coprocessor specific instructions

The Table 28 lists the MAC instructions of the ST10F273. The detailed description of each instruction can be found in the "ST10 Family Programming Manual". Note that all MAC instructions are encoded on 4 bytes.

Table 28. MAC instruction set summary

| Mnemonic | Description |
| :--- | :--- |
| CoABS | Absolute value of the accumulator |
| CoADD(2) | Addition |
| CoASHR(rnd) | Accumulator arithmetic shift right \& optional round |
| CoCMP | Compare accumulator with operands |
| CoLOAD(-,2) | Load accumulator with operands |
| CoMAC(R,u,s,-,rnd) | (Un)signed/(Un)Signed Multiply-Accumulate \& Optional Round |
| CoMACM(R)(u,s,-,rnd) | (Un)Signed/(Un)signed multiply-accumulate with parallel data move <br> \& optional round |
| CoMAX / CoMIN | maximum / minimum of operands and accumulator |
| CoMOV | Memory to memory move |
| CoMUL(u,s,-,rnd) | (Un)signed/(Un)signed multiply \& optional round |
| CoNEG(rnd) | Negate accumulator \& optional round |
| CoNOP | No-operation |
| CoRND | Round accumulator |
| CoSHL / CoSHR | Accumulator logical shift left / right |
| CoSTORE | Store a MAC unit register |
| CoSUB(2,R) | Substraction |

## 8 External bus controller

All of the external memory accesses are performed by the on-chip external bus controller.
The EBC can be programmed to single chip mode when no external memory is required, or to one of four different external memory access modes:

- 16- / 18- / 20- / 24-bit addresses and 16-bit data, demultiplexed
- 16- / 18- / 20- / 24-bit addresses and 16-bit data, multiplexed
- 16- / 18- / 20- / 24-bit addresses and 8-bit data, multiplexed
- 16- / 18- / 20- / 24-bit addresses and 8-bit data, demultiplexed

In demultiplexed bus modes addresses are output on PORT1 and data is input / output on PORT0 or POL, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input / output.

Timing characteristics of the external bus interface (memory cycle time, memory tri-state time, length of ALE and read / write delay) are programmable giving the choice of a wide range of memories and external peripherals.

Up to four independent address windows may be defined (using register pairs ADDRSELx / BUSCONx) to access different resources and bus characteristics.

These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1.

All accesses to locations not covered by these four address windows are controlled by BUSCONO. Up to five external $\overline{\mathrm{CS}}$ signals (four windows plus default) can be generated in order to save external glue logic. Access to very slow memories is supported by a 'Ready' function.

A $\overline{\text { HOLD }}$ / $\overline{\text { HLDA }}$ protocol is available for bus arbitration which shares external resources with other bus masters.

The bus arbitration is enabled by setting bit HLDEN in register PSW. After setting HLDEN once, pins P6.7...P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In master mode (default after reset) the HLDA pin is an output. By setting bit DP6.7 to'1' the slave mode is selected where pin HLDA is switched to input. This directly connects the slave controller to another master controller without glue logic.

For applications which require less external memory space, the address space can be restricted to 1 Mbyte, 256 Kbytes or to 64 Kbytes. Port 4 outputs all eight address lines if an address space of 16M Bytes is used, otherwise four, two or no address lines.
Chip select timing can be made programmable. By default (after reset), the $\overline{\mathrm{CSx}}$ lines change half a CPU clock cycle after the rising edge of ALE. With the CSCFG bit set in the SYSCON register the $\overline{C S x}$ lines change with the rising edge of ALE.

The active level of the READY pin can be set by bit RDYPOL in the BUSCONx registers. When the READY function is enabled for a specific address window, each bus cycle within the window must be terminated with the active level defined by bit RDYPOL in the associated BUSCON register.

## 9 Interrupt system

The interrupt response time for internal program execution is from 78 ns to 187.5 ns at 64 MHz CPU clock.

The ST10F273 architecture supports several mechanisms for fast and flexible response to service requests that can be generated from various sources (internal or external) to the microcontroller. Any of these interrupt requests can be serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single Byte or Word data transfer between any two memory locations with an additional increment of either the PEC source or destination pointer. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited to perform the transmission or the reception of blocks of data. The ST10F273 has 8 PEC channels, each of them offers such fast interrupt-driven data transfer capabilities.

An interrupt control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bit-field is dedicated to each existing interrupt source. Thanks to its related register, each source can be programmed to one of sixteen interrupt priority levels. Once starting to be processed by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Fast external interrupts may also have interrupt sources selected from other peripherals; for example the CANx controller receive signals (CANx_RxD) and ${ }^{2} \mathrm{C}$ serial clock signal can be used to interrupt the system.

Table 29 shows all the available ST10F273 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers:

Table 29. Interrupt sources

| Source of Interrupt or <br> PEC Service Request | Request <br> Flag | Enable <br> Flag | Interrupt <br> Vector | Vector <br> Location | Trap <br> Number |
| :--- | :---: | :---: | :---: | :---: | :---: |
| CAPCOM register 0 | CC0IR | CC0IE | CCOINT | $00^{\prime} 0040 \mathrm{~h}$ | 10 h |
| CAPCOM register 1 | CC1IR | CC1IE | CC1INT | $000^{\prime} 0044 \mathrm{~h}$ | 11 h |
| CAPCOM register 2 | CC2IR | CC2IE | CC2INT | $000^{\prime 0048 \mathrm{~h}}$ | 12 h |
| CAPCOM register 3 | CC3IR | CC3IE | CC3INT | $000^{\prime 004 C h ~}$ | 13 h |
| CAPCOM register 4 | CC4IR | CC4IE | CC4INT | $00^{\prime} 0050 \mathrm{~h}$ | 14 h |
| CAPCOM register 5 | CC5IR | CC5IE | CC5INT | $00^{\prime} 0054 \mathrm{~h}$ | 15 h |

Table 29. Interrupt sources (continued)

| Source of Interrupt or PEC Service Request | Request Flag | Enable Flag | Interrupt Vector | Vector Location | Trap Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CAPCOM register 6 | CC6IR | CC6IE | CC6INT | 00'0058h | 16h |
| CAPCOM register 7 | CC7IR | CC7IE | CC7INT | 00'005Ch | 17h |
| CAPCOM register 8 | CC8IR | CC8IE | CC8INT | 00'0060h | 18h |
| CAPCOM register 9 | CC9IR | CC9IE | CC9INT | 00'0064h | 19h |
| CAPCOM register 10 | CC10IR | CC10IE | CC10INT | 00'0068h | 1Ah |
| CAPCOM register 11 | CC11IR | CC11IE | CC11INT | 00'006Ch | 1Bh |
| CAPCOM register 12 | CC12IR | CC12IE | CC12INT | 00'0070h | 1Ch |
| CAPCOM register 13 | CC13IR | CC13IE | CC13INT | 00'0074h | 1Dh |
| CAPCOM register 14 | CC14IR | CC14IE | CC14INT | 00'0078h | 1Eh |
| CAPCOM register 15 | CC15IR | CC15IE | CC15INT | 00'007Ch | 1Fh |
| CAPCOM register 16 | CC16IR | CC16IE | CC16INT | 00'00C0h | 30h |
| CAPCOM register 17 | CC17IR | CC17IE | CC17INT | 00'00C4h | 31h |
| CAPCOM register 18 | CC18IR | CC18IE | CC18INT | 00'00C8h | 32h |
| CAPCOM register 19 | CC19IR | CC19IE | CC19INT | 00'00CCh | 33h |
| CAPCOM register 20 | CC20IR | CC20IE | CC2OINT | 00'00D0h | 34h |
| CAPCOM register 21 | CC21IR | CC21IE | CC21INT | 00'00D4h | 35h |
| CAPCOM register 22 | CC22IR | CC22IE | CC22INT | 00'00D8h | 36h |
| CAPCOM register 23 | CC23IR | CC23IE | CC23INT | 00'00DCh | 37h |
| CAPCOM register 24 | CC24IR | CC24IE | CC24INT | 00'00EOh | 38h |
| CAPCOM register 25 | CC25IR | CC25IE | CC25INT | 00'00E4h | 39h |
| CAPCOM register 26 | CC26IR | CC26IE | CC26INT | 00'00E8h | 3Ah |
| CAPCOM register 27 | CC27IR | CC27IE | CC27INT | 00'00ECh | 3Bh |
| CAPCOM register 28 | CC28IR | CC28IE | CC28INT | 00'00FOh | 3Ch |
| CAPCOM register 29 | CC291R | CC29IE | CC29INT | 00'0110h | 44h |
| CAPCOM register 30 | CC30IR | CC30IE | CC30INT | 00'0114h | 45h |
| CAPCOM register 31 | CC31IR | CC31IE | CC31INT | 00'0118h | 46h |
| CAPCOM timer 0 | TOIR | TOIE | TOINT | 00'0080h | 20h |
| CAPCOM timer 1 | T1IR | T1IE | T1INT | 00'0084h | 21h |
| CAPCOM timer 7 | T7IR | T7IE | T7INT | 00'00F4h | 3Dh |
| CAPCOM timer 8 | T8IR | T8IE | T8INT | 00'00F8h | 3Eh |
| GPT1 timer 2 | T2IR | T2IE | T2INT | 00'0088h | 22h |
| GPT1 timer 3 | T3IR | T3IE | T3INT | 00'008Ch | 23h |
| GPT1 timer 4 | T4IR | T4IE | T4INT | 00'0090h | 24h |
| GPT2 timer 5 | T5IR | T5IE | T5INT | 00'0094h | 25h |

Table 29. Interrupt sources (continued)

| Source of Interrupt or PEC Service Request | Request Flag | Enable Flag | Interrupt Vector | Vector <br> Location | Trap Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GPT2 timer 6 | T6IR | T6IE | T6INT | 00'0098h | 26h |
| GPT2 CAPREL register | CRIR | CRIE | CRINT | 00'009Ch | 27h |
| A/D conversion complete | ADCIR | ADCIE | ADCINT | 00'00AOh | 28h |
| A/D overrun error | ADEIR | ADEIE | ADEINT | 00'00A4h | 29h |
| ASC0 transmit | SOTIR | SOTIE | SOTINT | 00'00A8h | 2Ah |
| ASC0 transmit buffer | SOTBIR | SOTBIE | SOTBINT | 00'011Ch | 47h |
| ASC0 receive | SORIR | SORIE | SORINT | 00'00ACh | 2Bh |
| ASC0 error | SOEIR | SOEIE | SOEINT | 00'00B0h | 2Ch |
| SSC transmit | SCTIR | SCTIE | SCTINT | 00'00B4h | 2Dh |
| SSC receive | SCRIR | SCRIE | SCRINT | 00'00B8h | 2Eh |
| SSC error | SCEIR | SCEIE | SCEINT | 00'00BCh | 2Fh |
| PWM channel 0... 3 | PWMIR | PWMIE | PWMINT | 00'00FCh | 3Fh |
| See Section 9.1 | XPOIR | XPOIE | XPOINT | 00'0100h | 40h |
| See Section 9.1 | XP1IR | XP1IE | XP1INT | 00'0104h | 41h |
| See Section 9.1 | XP2IR | XP2IE | XP2INT | 00'0108h | 42h |
| See Section 9.1 | XP3IR | XP3IE | XP3INT | 00'010Ch | 43h |

Hardware traps are exceptions or error conditions that arise during run-time. They cause immediate non-maskable system reaction similar to a standard interrupt service (branching to a dedicated vector table location).

The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any other program execution. Hardware trap services cannot not be interrupted by standard interrupt or by PEC interrupts.

### 9.1 X-Peripheral interrupt

The limited number of X-Bus interrupt lines of the present ST10 architecture, imposes some constraints on the implementation of the new functionality. In particular, the additional XPeripherals SSC1, ASC1, $I^{2} \mathrm{C}, ~ P W M 1$ and RTC need some resources to implement interrupt and PEC transfer capabilities. For this reason, a multiplexed structure for the interrupt management is proposed. In the next Figure 7, the principle is explained through a simple diagram, which shows the basic structure replicated for each of the four X-interrupt available vectors (XPOINT, XP1INT, XP2INT and XP3INT).

It is based on a set of 16-bit registers XIRxSEL ( $x=0,1,2,3$ ), divided in two portions each:

- Byte High
- Byte Low
XIRxSEL[15:8] Interrupt Enable bits
XIRxSEL[7:0] Interrupt Flag bits

When different sources submit an interrupt request, the enable bits (Byte High of XIRxSEL register) define a mask which controls which sources will be associated with the unique available vector. If more than one source is enabled to issue the request, the service routine will have to take care to identify the real event to be serviced. This can easily be done by checking the flag bits (Byte Low of XIRxSEL register). Note that the flag bits can also provide information about events which are not currently serviced by the interrupt controller (since masked through the enable bits), allowing an effective software management also in absence of the possibility to serve the related interrupt request: a periodic polling of the flag bits may be implemented inside the user application.

Figure 7. X-Interrupt basic structure


The Table 30 summarizes the mapping of the different interrupt sources which shares the four X-interrupt vectors.

Table 30. X-Interrupt detailed mapping

|  | XPOINT | XP1INT | XP2INT | XP3INT |
| :---: | :---: | :---: | :---: | :---: |
| CAN1 interrupt | x |  |  | X |
| CAN2 interrupt |  | x |  | X |
| I2C receive | X | x | x |  |
| I2C transmit | x | x | x |  |
| I2C error |  |  |  | x |
| SSC1 receive | x | x | x |  |
| SSC1 transmit | X | X | X |  |
| SSC1 error |  |  |  | X |
| ASC1 receive | X | X | X |  |
| ASC1 transmit | X | X | X |  |
| ASC1 transmit buffer | X | X | X |  |
| ASC1 error |  |  |  | X |

Table 30. X-Interrupt detailed mapping (continued)

|  | XPOINT | XP1INT | XP2INT | XP3INT |
| :--- | :---: | :---: | :---: | :---: |
| PLL unlock / OWD |  |  |  | x |
| PWM1 channel 3...0 |  |  | x | x |

### 9.2 Exception and error traps list

Table 31 shows all of the possible exceptions or error conditions that can arise during runtime.

Table 31. Trap priorities

| Exception condition | Trap flag | Trap vector | Vector location | Trap number | Trap ${ }^{(1)}$ priority |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reset functions: <br> Hardware reset <br> Software reset Watchdog timer overflow |  | $\begin{aligned} & \text { RESET } \\ & \text { RESET } \\ & \text { RESET } \end{aligned}$ | 00'0000h 00'0000h 00'0000h | 00h 00h 00h | $\begin{aligned} & \text { III } \\ & \text { III } \\ & \text { III } \end{aligned}$ |
| Class A hardware traps: <br> Non-maskable interrupt <br> Stack overflow <br> Stack underflow | $\begin{aligned} & \text { NMI } \\ & \text { STKOF } \\ & \text { STKUF } \end{aligned}$ | NMITRAP STOTRAP STUTRAP | 00'0008h <br> 00'0010h <br> 00'0018h | $\begin{aligned} & \text { 02h } \\ & 04 \mathrm{~h} \end{aligned}$ 06h | $\begin{aligned} & \text { II } \\ & \text { II } \\ & \text { II } \end{aligned}$ |
| Class B hardware traps: <br> Undefined opcode MAC interruption Protected instruction fault Illegal word operand access Illegal instruction access Illegal external bus access | UNDOPC MACTRP PRTFLT ILLOPA ILLINA ILLBUS | BTRAP BTRAP BTRAP BTRAP BTRAP BTRAP | 00'0028h <br> 00'0028h <br> 00'0028h <br> 00'0028h <br> 00'0028h <br> 00'0028h | OAh <br> OAh <br> OAh <br> OAh <br> OAh <br> OAh | $\begin{aligned} & \text { i } \\ & \text { i } \\ & \text { i } \end{aligned}$ |
| Reserved |  |  | [002Ch-003Ch] | [0Bh - OFh] |  |
| Software traps TRAP instruction |  |  | $\begin{gathered} \text { Any } \\ 0000 \mathrm{~h}-01 F C h \\ \text { in steps of } 4 \mathrm{~h} \end{gathered}$ | $\begin{gathered} \text { Any } \\ {[00 \mathrm{~h}-7 \mathrm{Fh}]} \end{gathered}$ | Current <br> CPU <br> Priority |

1. All the class B traps have the same trap number (and vector) and the same lower priority compared to the class A traps and to the resets.
Each class A traps has a dedicated trap number (and vector). They are prioritized in the second priority level.
The resets have the highest priority level and the same trap number.
The PSW.ILVL CPU priority is forced to the highest level (15) when these exceptions are serviced.

## 10 Capture / compare (CAPCOM) units

The ST10F273 has two 16-channel CAPCOM units which support generation and control of timing sequences on up to 32 channels with a maximum resolution of 125 ns at 64 MHz CPU clock.

The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.
Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2.
This provides a wide range of variation for the timer period and resolution and allows precise adjustments to application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Each of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare functions. Each of the 32 registers has one associated port pin which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched (captured) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated.
Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.
When a match occurs between the timer value and the value in a capture / compare register, specific actions will be taken based on the selected compare mode.

The input frequencies $\mathrm{f}_{\mathrm{T} \mathrm{x}}$, for the timer input selector Tx , are determined as a function of the CPU clocks. The timer input frequencies, resolution and periods which result from the selected pre-scaler option in Txl when using a 40 MHz and 64 MHz CPU clock are listed in the Table 33 and Table 34 respectively.

The numbers for the timer periods are based on a reload value of 0000h. Note that some numbers may be rounded to 3 significant figures.

Table 32. Compare modes

| Compare <br> modes | Function |
| :--- | :--- |
| Mode 0 | Interrupt-only compare mode; several compare interrupts per timer period are <br> possible |
| Mode 1 | Pin toggles on each compare match; several compare events per timer period are <br> possible |
| Mode 2 | Interrupt-only compare mode; only one compare interrupt per timer period is <br> generated |
| Mode 3 | Pin set '1' on match; pin reset '0' on compare time overflow; only one compare <br> event per timer period is generated |
| Double register <br> mode | Two registers operate on one pin; pin toggles on each compare match; several <br> compare events per timer period are possible. |

Table 33. CAPCOM timer input frequencies, resolutions and periods at $40 \mathbf{M H z}$

| $\mathbf{f}_{\mathbf{C P U}}=\mathbf{4 0} \mathbf{~ M H z}$ | Timer Input Selection TxI |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0 b}$ | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |
| Pre-scaler for <br> fepu | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |
| Input frequency | 5 MHz | 2.5 MHz | 1.25 MHz | 625 kHz | 312.5 <br> kHz | 156.25 <br> kHz | 78.125 <br> kHz | 39.1 <br> kHz |
| Resolution | 200 ns | 400 ns | $0.8 \mu \mathrm{~s}$ | $1.6 \mu \mathrm{~s}$ | $3.2 \mu \mathrm{~s}$ | $6.4 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ |
| Period | 13.1 ms | 26.2 ms | 52.4 ms | 104.8 <br> ms | 209.7 ms | 419.4 ms | 838.9 ms | 1.678 s |

Table 34. CAPCOM timer input frequencies, resolutions and periods at $\mathbf{6 4} \mathbf{~ M H z}$

| $\mathbf{f}_{\mathbf{C P U}}=\mathbf{6 4} \mathbf{~ M H z}$ | Timer Input Selection TxI |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 000b | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |
| Pre-scaler for <br> $\mathrm{f}_{\text {CPU }}$ | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |
| Input frequency | 8 MHz | 4 MHz | 2 MHz | 1 kHz | 500 kHz | 250 kHz | 128 kHz | 64 kHz |
| Resolution | 125 ns | 250 ns | $0.5 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $2.0 \mu \mathrm{~s}$ | $4.0 \mu \mathrm{~s}$ | $8.0 \mu \mathrm{~s}$ | $16.0 \mu \mathrm{~s}$ |
| Period | 8.2 ms | 16.4 ms | 32.8 ms | 65.5 ms | 131.1 ms | 262.1 ms | 524.3 ms | 1.049 s |

## 11 General purpose timer unit

The GPT unit is a flexible multifunctional timer/counter structure which is used for time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication. The GPT unit contains five 16-bit timers organized into two separate modules GPT1 and GPT2. Each timer in each module may operate independently in several different modes, or may be concatenated with another timer of the same module.

### 11.1 GPT1

Each of the three timers T2, T3, T4 of the GPT1 module can be configured individually for one of four basic modes of operation: timer, gated timer, counter mode and incremental interface mode.

In timer mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler.

In counter mode, the timer is clocked in reference to external events.
Pulse width or duty cycle measurement is supported in gated timer mode where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input.

Table 35 and Table 36 list the timer input frequencies, resolution and periods for each prescaler option at 40 MHz and 64 MHz CPU clock respectively.
In Incremental Interface mode, the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals $A$ and $B$ by their respective inputs TxIN and TxEUD.

Direction and count signals are internally derived from these two input signals so that the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOPO can be connected to an interrupt input.
Timer T3 has output toggle latches (TxOTL) which changes state on each timer over flow / underflow. The state of this latch may be output on port pins (TxOUT) for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for high resolution of long duration measurements.
In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3.

Table 35. GPT1 timer input frequencies, resolutions and periods at 40 MHz

| $\mathbf{f} \mathbf{C P U}=\mathbf{4 0} \mathbf{~ M H z}$ | Timer Input Selection T2I / T3I / T4I |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0 b}$ | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |  |
| Pre-scaler factor | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |  |
| Input frequency | 5 MHz | 2.5 MHz | 1.25 MHz | 625 kHz | 312.5 kHz | 156.25 kHz | 78.125 kHz | 39.1 kHz |  |
| Resolution | 200 ns | 400 ns | $0.8 \mu \mathrm{~s}$ | $1.6 \mu \mathrm{~s}$ | $3.2 \mu \mathrm{~s}$ | $6.4 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ | $25.6 \mu \mathrm{~s}$ |  |
| Period maximum | 13.1 ms | 26.2 ms | 52.4 ms | 104.8 ms | 209.7 ms | 419.4 ms | 838.9 ms | 1.678 s |  |

Table 36. GPT1 timer input frequencies, resolutions and periods at $64 \mathbf{~ M H z}$

| $\mathbf{f}_{\mathbf{C P U}}=\mathbf{6 4} \mathbf{~ M H z}$ | Timer Input Selection T2I / T3I / T4I |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0 b}$ | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |
| Pre-scaler <br> factor | 8 | 16 | 32 | 64 | 128 | 256 | 512 | 1024 |
| Input Freq | 8 MHz | 4 MHz | 2 MHz | 1 kHz | 500 kHz | 250 kHz | 128 kHz | 64 kHz |
| Resolution | 125 ns | 250 ns | $0.5 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $2.0 \mu \mathrm{~s}$ | $4.0 \mu \mathrm{~s}$ | $8.0 \mu \mathrm{~s}$ | $16.0 \mu \mathrm{~s}$ |
| Period <br> maximum | 8.2 ms | 16.4 ms | 32.8 ms | 65.5 ms | 131.1 ms | 262.1 ms | 524.3 ms | 1.049 s |

Figure 8. Block diagram of GPT1


### 11.2 GPT2

The GPT2 module provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6 which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, or it may be output on a port pin (T6OUT). The overflow / underflow of timer T6 can additionally be used to clock the CAPCOM timers T0 or T1, and to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T 5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.
The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3 inputs T3IN and/or T3EUD. This is advantageous when T3 operates in Incremental Interface mode.

Table 37 and Table 38 list the timer input frequencies, resolution and periods for each prescaler option at 40 MHz and 64 MHz CPU clock respectively.

Table 37. GPT2 timer input frequencies, resolutions and periods at 40 MHz

| $\mathbf{f}_{\mathrm{CPU}}=\mathbf{4 0 M H z}$ | Timer Input Selection T5I / T6I |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0 b}$ | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |
| Pre-scaler <br> factor | 4 | 8 | 16 | 32 | 64 | 128 | 256 | 512 |
| Input frequency | 10 MHz | 5 MHz | 2.5 MHz | 1.25 <br> MHz | 625 kHz | 312.5 <br> kHz | 156.25 <br> kHz | 78.125 <br> kHz |
| Resolution | 100 ns | 200 ns | 400 ns | $0.8 \mu \mathrm{~s}$ | $1.6 \mu \mathrm{~s}$ | $3.2 \mu \mathrm{~s}$ | $6.4 \mu \mathrm{~s}$ | $12.8 \mu \mathrm{~s}$ |
| Period <br> maximum | 6.55 ms | 13.1 ms | 26.2 ms | 52.4 ms | 104.8 ms | 209.7 ms | 419.4 ms | 838.9 ms |

Table 38. GPT2 timer input frequencies, resolutions and periods at $64 \mathbf{~ M H z}$

| $\mathbf{f}_{\text {CPU }}=\mathbf{6 4 M H z}$ | Timer Input Selection T5I / T6I |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0 0 b}$ | $\mathbf{0 0 1 b}$ | $\mathbf{0 1 0 b}$ | $\mathbf{0 1 1 b}$ | $\mathbf{1 0 0 b}$ | $\mathbf{1 0 1 b}$ | $\mathbf{1 1 0 b}$ | $\mathbf{1 1 1 b}$ |
| Pre-scaler <br> factor | 4 | 8 | 16 | 32 | 64 | 128 | 256 | 512 |
| Input frequency | 16 MHz | 8 MHz | 4 MHz | 2 MHz | 1 kHz | 500 kHz | 250 kHz | 128 kHz |
| Resolution | 62.5 ns | 125 ns | 250 ns | $0.5 \mu \mathrm{~s}$ | $1.0 \mu \mathrm{~s}$ | $2.0 \mu \mathrm{~s}$ | $4.0 \mu \mathrm{~s}$ | $8.0 \mu \mathrm{~s}$ |
| Period <br> maximum | 4.1 ms | 8.2 ms | 16.4 ms | 32.8 ms | 65.5 ms | 131.1 ms | 262.1 ms | 524.3 ms |

Figure 9. Block diagram of GPT2


## 12 PWM modules

Two pulse width modulation modules are available on ST10F273: standard PWM0 and XBUS PWM1. They can generate up to four PWM output signals each, using edge-aligned or centre-aligned PWM. In addition, the PWM modules can generate PWM burst signals and single shot outputs. The Table 39 and Table 40 show the PWM frequencies for different resolutions. The level of the output signals is selectable and the PWM modules can generate interrupt requests.

Figure 10. Block diagram of PWM module


Table 39. PWM unit frequencies and resolutions at 40 MHz CPU clock

| Mode 0 | Resolution | 8-bit | 10-bit | 12-bit | 14-bit | 16-bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU Clock/1 | 25 ns | 156.25 kHz | 39.1 kHz | 9.77 kHz | 2.44 Hz | 610 Hz |
| CPU Clock/64 | $1.6 \mu \mathrm{~s}$ | 2.44 kHz | 610 Hz | 152.6 Hz | 38.15 Hz | 9.54 Hz |
| Mode 1 | Resolution | 8-bit | $\mathbf{1 0 - b i t}$ | $\mathbf{1 2 - b i t}$ | $\mathbf{1 4 - b i t}$ | $\mathbf{1 6 - b i t}$ |
| CPUclock/1 | 25 ns | 78.12 kHz | 19.53 kHz | 4.88 kHz | 1.22 kHz | 305.2 Hz |
| CPU clock/64 | $1.6 \mu \mathrm{~s}$ | 1.22 kHz | 305.17 Hz | 76.29 Hz | 19.07 Hz | 4.77 Hz |

Table 40. PWM unit frequencies and resolutions at 64 MHz CPU clock

| Mode 0 | Resolution | 8-bit | 10-bit | 12-bit | 14-bit | 16-bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock/1 | 15.6 ns | 250 kHz | 62.5 kHz | 15.63 kHz | 3.91 Hz | 977 Hz |
| CPU clock/64 | $1.0 \mu \mathrm{~s}$ | 3.91 kHz | 976.6 Hz | 244.1 Hz | 61.01 Hz | 15.26 Hz |
| Mode $\mathbf{1}$ | Resolution | $\mathbf{8 - b i t}$ | $\mathbf{1 0 - b i t}$ | $\mathbf{1 2 - b i t}$ | $\mathbf{1 4 - b i t}$ | $\mathbf{1 6 - b i t}$ |
| CPU clock/1 | 15.6 ns | 125 kHz | 31.25 kHz | 7.81 kHz | 1.95 kHz | 488.3 Hz |
| CPU clock/64 | $1.0 \mu \mathrm{~s}$ | 1.95 kHz | 488.28 Hz | 122.07 Hz | 30.52 Hz | 7.63 Hz |

## 13 Parallel ports

### 13.1 Introduction

The ST10F273 MCU provides up to 111 I/O lines with programmable features. These capabilities bring very flexible adaptation of this MCU to wide range of applications.

ST10F273 has nine groups of I/O lines gathered as follows:

- Port 0 is a two time 8-bit port named POL (Low as less significant byte) and POH (high as most significant byte)
- Port 1 is a two time 8-bit port named P1L and P1H
- Port 2 is a 16 -bit port
- Port 3 is a 15-bit port (P3.14 line is not implemented)
- Port 4 is a 8 -bit port
- Port 5 is a 16-bit port input only
- Port 6, Port 7 and Port 8 are 8-bit ports

These ports may be used as general purpose bidirectional input or output, software controlled with dedicated registers.

For example, the output drivers of six of the ports $(2,3,4,6,7,8)$ can be configured (bitwise) for push-pull or open drain operation using ODPx registers.
The input threshold levels are programmable (TTL/CMOS) for all the ports. The logic level of a pin is clocked into the input latch once per state time, regardless whether the port is configured for input or output. The threshold is selected with PICON and XPICON registers control bits.

A write operation to a port pin configured as an input causes the value to be written into the port output latch, while a read operation returns the latched state of the pin itself. A read-modify-write operation reads the value of the pin, modifies it, and writes it back to the output latch.

Writing to a pin configured as an output (DPx.y='1') causes the output latch and the pin to have the written value, since the output buffer is enabled. Reading this pin returns the value of the output latch. A read-modify-write operation reads the value of the output latch, modifies it, and writes it back to the output latch, thus also modifying the level at the pin.

I/O lines support an alternate function which is detailed in the following description of each port.

### 13.2 I/O's special features

### 13.2.1 Open drain mode

Some of the I/O ports of ST10F273 support the open drain capability. This programmable feature may be used with an external pull-up resistor, in order to get an AND wired logical function. This feature is implemented for ports P2, P3, P4, P6, P7 and P8 (see respective sections) and is controlled through the respective Open Drain Control Registers ODPx.

### 13.2.2 Input threshold control

The standard inputs of the ST10F273 determine the status of input signals according to TTL levels. In order to accept and recognize noisy signals, CMOS input thresholds can be selected instead of the standard TTL thresholds for all the pins. These CMOS thresholds are defined above the TTL thresholds and feature a higher hysteresis to prevent the inputs from toggling while the respective input signal level is near the thresholds.

The Port Input Control registers PICON and XPICON are used to select these thresholds for each Byte of the indicated ports, this means the 8-bit ports P0L, P0H, P1L, P1H, P4, P7 and P8 are controlled by one bit each while ports P2, P3 and P5 are controlled by two bits each.
All options for individual direction and output mode control are available for each pin, independent of the selected input threshold.

### 13.3 Alternate port functions

Each port line has one associated programmable alternate input or output function.

- PORT0 and PORT1 may be used as address and data lines when accessing external memory. Besides, PORT1 provides also:
- Input capture lines
- 8 additional analog input channels to the A/D converter
- Port 2, Port 7 and Port 8 are associated with the capture inputs or compare outputs of the CAPCOM units and/or with the outputs of the PWM0 module, of the PWM1 module and of the ASC1.
Port 2 is also used for fast external interrupt inputs and for timer 7 input.
- Port 3 includes the alternate functions of timers, serial interfaces, the optional bus control signal $\overline{\mathrm{BHE}}$ and the system clock output (CLKOUT).
- Port 4 outputs the additional segment address bit A23...A16 in systems where more than 64 Kbytes of memory are to be access directly. In addition, CAN1, CAN2 and I ${ }^{2} \mathrm{C}$ lines are provided.
- Port 5 is used as analog input channels of the A/D converter or as timer control signals.
- Port 6 provides optional bus arbitration signals ( $\overline{\mathrm{BREQ}}, \overline{\mathrm{HLDA}}, \overline{\mathrm{HOLD}}$ ) and chip select signals and the SSC1 lines.

If the alternate output function of a pin is to be used, the direction of this pin must be programmed for output (DPx.y='1'), except for some signals that are used directly after reset and are configured automatically. Otherwise the pin remains in the high-impedance state and is not effected by the alternate output function. The respective port latch should hold a ' 1 ', because its output is ANDed with the alternate output data (except for PWM output signals).

If the alternate input function of a pin is used, the direction of the pin must be programmed for input (DPx.y='0') if an external device is driving the pin. The input direction is the default after reset. If no external device is connected to the pin, however, one can also set the direction for this pin to output. In this case, the pin reflects the state of the port output latch. Thus, the alternate input function reads the value stored in the port output latch. This can be used for testing purposes to allow a software trigger of an alternate input function by writing to the port output latch.
On most of the port lines, the user software is responsible for setting the proper direction when using an alternate input or output function of a pin.

This is done by setting or clearing the direction control bit DPx.y of the pin before enabling the alternate function.
There are port lines, however, where the direction of the port line is switched automatically.
For instance, in the multiplexed external bus modes of PORT0, the direction must be switched several times for an instruction fetch in order to output the addresses and to input the data.

Obviously, this cannot be done through instructions. In these cases, the direction of the port line is switched automatically by hardware if the alternate function of such a pin is enabled.

To determine the appropriate level of the port output latches check how the alternate data output is combined with the respective port latch output.

There is one basic structure for all port lines with only an alternate input function. Port lines with only an alternate output function, however, have different structures due to the way the direction of the pin is switched and depending on whether the pin is accessible by the user software or not in the alternate function mode.

All port lines that are not used for these alternate functions may be used as general purpose I/O lines.

## 14 A/D converter

A 10-bit A/D converter with 16+8 multiplexed input channels and a sample and hold circuit is integrated on-chip. An automatic self-calibration adjusts the A/D converter module to process parameter variations at each reset event. The sample time (for loading the capacitors) and the conversion time is programmable and can be adjusted to the external circuitry.

The ST10F273 has 16+8 multiplexed input channels on Port 5 and Port 1. The selection between Port 5 and Port 1 is made via a bit in a XBus register. Refer to the User Manual for a detailed description.

A different accuracy is guaranteed (Total Unadjusted Error) on Port 5 and Port 1 analog channels (with higher restrictions when overload conditions occur); in particular, Port 5 channels are more accurate than the Port 1 ones. Refer to Electrical Characteristic section for details.

The A/D converter input bandwidth is limited by the achievable accuracy: supposing a maximum error of $0.5 \mathrm{LSB}(2 \mathrm{mV})$ impacting the global TUE (TUE depends also on other causes), in worst case of temperature and process, the maximum frequency for a sine wave analog signal is around 7.5 kHz . Of course, to reduce the effect of the input signal variation on the accuracy down to 0.05 LSB , the maximum input frequency of the sine wave shall be reduced to 800 Hz .

If static signal is applied during sampling phase, series resistance shall not be greater than $20 \mathrm{k} \Omega$ (this taking into account eventual input leakage). It is suggested to not connect any capacitance on analog input pins, in order to reduce the effect of charge partitioning (and consequent voltage drop error) between the external and the internal capacitance: in case an RC filter is necessary the external capacitance must be greater than 10 nF to minimize the accuracy impact.

Overrun error detection / protection is controlled by the ADDAT register. Either an interrupt request is generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended until the previous result has been read. For applications which require less than $16+8$ analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the ST10F273 supports different conversion modes:

- Single channel single conversion: The analog level of the selected channel is sampled once and converted. The result of the conversion is stored in the ADDAT register.
- Single channel continuous conversion: The analog level of the selected channel is repeatedly sampled and converted. The result of the conversion is stored in the ADDAT register.
- Auto scan single conversion: The analog level of the selected channels are sampled once and converted. After each conversion the result is stored in the ADDAT register. The data can be transferred to the RAM by interrupt software management or using the powerful Peripheral Event Controller (PEC) data transfer.
- Auto scan continuous conversion: The analog level of the selected channels are repeatedly sampled and converted. The result of the conversion is stored in the ADDAT
register. The data can be transferred to the RAM by interrupt software management or using the PEC data transfer.
- Wait for ADDAT read mode: When using continuous modes, in order to avoid to overwrite the result of the current conversion by the next one, the ADWR bit of ADCON control register must be activated. Then, until the ADDAT register is read, the new result is stored in a temporary buffer and the conversion is on hold.
- Channel injection mode: When using continuous modes, a selected channel can be converted in between without changing the current operating mode. The 10-bit data of the conversion are stored in ADRES field of ADDAT2. The current continuous mode remains active after the single conversion is completed.

A full calibration sequence is performed after a reset. This full calibration lasts up to 40.630 CPU clock cycles. During this time, the busy flag ADBSY is set to indicate the operation. It compensates the capacitance mismatch, so the calibration procedure does not need any update during normal operation.

No conversion can be performed during this time: the bit ADBSY shall be polled to verify when the calibration is over, and the module is able to start a convertion.

## 15 Serial channels

Serial communication with other microcontrollers, microprocessors, terminals or external peripheral components is provided by up to four serial interfaces: two asynchronous / synchronous serial channels (ASC0 and ASC1) and two high-speed synchronous serial channel (SSC0 and SSC1). Dedicated Baud rate generators set up all standard Baud rates without the requirement of oscillator tuning. For transmission, reception and erroneous reception, separate interrupt vectors are provided for ASC0 and SSC0 serial channel. A more complex mechanism of interrupt sources multiplexing is implemented for ASC1 and SSC1 (XBUS mapped).

### 15.1 Asynchronous / synchronous serial interfaces

The asynchronous / synchronous serial interfaces (ASC0 and ASC1) provides serial communication between the ST10F273 and other microcontrollers, microprocessors or external peripherals.

### 15.2 ASCx in asynchronous mode

In asynchronous mode, 8- or 9-bit data transfer, parity generation and the number of stop bits can be selected. Parity framing and overrun error detection is provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. Fullduplex communication up to 2 M Bauds (at 64 MHz of $\mathrm{f}_{\mathrm{CPU}}$ ) is supported in this mode.

Table 41. ASC asynchronous baud rates by reload value and deviation errors ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathbf{M H z}$ )

| SOBRS = '0', $\mathrm{f}_{\mathrm{CPU}}=40 \mathrm{MHz}$ |  |  | SOBRS $=$ ' 1 ', $\mathrm{f}_{\text {CPU }}=40 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud Rate (Baud) | Deviation Error | Reload Value (hex) | Baud Rate (Baud) | Deviation Error | Reload Value (hex) |
| 1250000 | 0.0\% / 0.0\% | 0000 / 0000 | 833333 | 0.0\% / 0.0\% | 0000 / 0000 |
| 112000 | +1.5\% / -7.0\% | 000A / 000B | 112000 | +6.3\% / -7.0\% | 0006 / 0007 |
| 56000 | +1.5\% / -3.0\% | 0015 / 0016 | 56000 | +6.3\% / -0.8\% | 000D / 000E |
| 38400 | +1.7\% / -1.4\% | 001F / 0020 | 38400 | +3.3\% / -1.4\% | 0014 / 0015 |
| 19200 | +0.2\% / -1.4\% | 0040 / 0041 | 19200 | +0.9\% / -1.4\% | 002A / 002B |
| 9600 | +0.2\% / -0.6\% | 0081 / 0082 | 9600 | +0.9\% / -0.2\% | 0055 / 0056 |
| 4800 | +0.2\% / -0.2\% | 0103 / 0104 | 4800 | +0.4\% / -0.2\% | 00AC / 00AD |
| 2400 | +0.2\% / 0.0\% | 0207 / 0208 | 2400 | +0.1\% / -0.2\% | 015A / 015B |
| 1200 | 0.1\% / 0.0\% | 0410 / 0411 | 1200 | +0.1\% / -0.1\% | 02B5 / 02B6 |
| 600 | 0.0\% / 0.0\% | 0822 / 0823 | 600 | +0.1\% / 0.0\% | 056B / 056C |
| 300 | 0.0\% / 0.0\% | 1045 / 1046 | 300 | 0.0\% / 0.0\% | 0AD8 / 0AD9 |
| 153 | 0.0\% / 0.0\% | 1FE8 / 1FE9 | 102 | 0.0\% / 0.0\% | 1FE8 / 1FE9 |

Table 42. ASC asynchronous baud rates by reload value and deviation errors ( $f_{C P U}=64 \mathrm{MHz}$ )

| SOBRS = '0', $\mathrm{f}_{\text {CPU }}=64 \mathrm{MHz}$ |  |  | SOBRS = '1', $\mathrm{f}_{\text {CPU }}=64 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud Rate (Baud) | Deviation Error | Reload Value (hex) | Baud Rate (Baud) | Deviation Error | Reload Value (hex) |
| 2000000 | 0.0\% / 0.0\% | 0000 / 0000 | 1333333 | 0.0\% / 0.0\% | 0000 / 0000 |
| 112000 | +1.5\% / -7.0\% | 0010 / 0011 | 112000 | +6.3\% / -7.0\% | 000A / 000B |
| 56000 | +1.5\% / -3.0\% | 0022 / 0023 | 56000 | +6.3\% / -0.8\% | 0016 / 0017 |
| 38400 | +1.7\% / -1.4\% | 0033 / 0034 | 38400 | +3.3\% / -1.4\% | 0021 / 0022 |
| 19200 | +0.2\% / -1.4\% | 0067 / 0068 | 19200 | +0.9\% / -1.4\% | 0044 / 0045 |
| 9600 | +0.2\% / -0.6\% | 00CF / 00D0 | 9600 | +0.9\% / -0.2\% | 0089 / 008A |
| 4800 | +0.2\% / -0.2\% | 019F / 01A0 | 4800 | +0.4\% / -0.2\% | 0114/0115 |
| 2400 | +0.2\% / 0.0\% | 0340 / 0341 | 2400 | +0.1\% / -0.2\% | 022A / 015B |
| 1200 | 0.1\% / 0.0\% | 0681 / 0682 | 1200 | +0.1\% / -0.1\% | 0456 / 0457 |
| 600 | 0.0\% / 0.0\% | 0D04 / 0D05 | 600 | +0.1\% / 0.0\% | 08AD / 08AE |
| 300 | 0.0\% / 0.0\% | 1A09 / 1A0A | 300 | 0.0\% / 0.0\% | 115B / 115C |
| 245 | 0.0\% / 0.0\% | 1FE2 / 1FE3 | 163 | 0.0\% / 0.0\% | 1FF2 / 1FF3 |

Note: $\quad$ The deviation errors given in the Table 41 and Table 42 are rounded. To avoid deviation errors use a Baud rate crystal (providing a multiple of the ASCO sampling frequency).

### 15.3 ASCx in synchronous mode

In synchronous mode, data is transmitted or received synchronously to a shift clock which is generated by the ST10F273. Half-duplex communication up to 8 M Baud (at 40 MHz of $\mathrm{f}_{\mathrm{CPU}}$ ) is possible in this mode.

Table 43. ASC synchronous baud rates by reload value and deviation errors ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathbf{M H z}$ )

| SOBRS $=$ ' 0 ', $\mathrm{f}_{\mathrm{CPU}}=40 \mathrm{MHz}$ |  |  | SOBRS $=$ ' 1 ', $\mathrm{f}_{\mathrm{CPU}}=40 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud rate (Baud) | Deviation error | Reload value (hex) | Baud rate (Baud) | Deviation Error | Reload value (hex) |
| 5000000 | 0.0\% / 0.0\% | 0000 / 0000 | 3333333 | 0.0\% / 0.0\% | 0000 / 0000 |
| 112000 | +1.5\% / -0.8\% | 002B / 002C | 112000 | +2.6\% / -0.8\% | 001C / 001D |
| 56000 | +0.3\% / -0.8\% | 0058 / 0059 | 56000 | +0.9\% / -0.8\% | 003A / 003B |
| 38400 | +0.2\% / -0.6\% | 0081 / 0082 | 38400 | +0.9\% / -0.2\% | 0055 / 0056 |
| 19200 | +0.2\% / -0.2\% | 0103 / 0104 | 19200 | +0.4\% / -0.2\% | 00AC / 00AD |
| 9600 | +0.2\% / 0.0\% | 0207 / 0208 | 9600 | +0.1\% / -0.2\% | 015A / 015B |
| 4800 | +0.1\% / 0.0\% | 0410 / 0411 | 4800 | +0.1\% / -0.1\% | 02B5 / 02B6 |
| 2400 | 0.0\% / 0.0\% | 0822 / 0823 | 2400 | +0.1\% / 0.0\% | 056B / 056C |
| 1200 | 0.0\% / 0.0\% | 1045 / 1046 | 1200 | 0.0\% / 0.0\% | 0AD8 / 0AD9 |

Table 43. ASC synchronous baud rates by reload value and deviation errors ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathbf{~ M H z}$ )

| SOBRS = ' 0 ', $\mathrm{f}_{\mathrm{CPU}}=40 \mathrm{MHz}$ |  | SOBRS = '1', f CPU $=40 \mathrm{MHz}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud rate (Baud) | Deviation error | Reload value <br> (hex) | Baud rate (Baud) | Deviation Error | Reload value <br> (hex) |
| 900 | $0.0 \% / 0.0 \%$ | $15 \mathrm{~B} 2 / 15 \mathrm{~B} 3$ | 600 | $0.0 \% / 0.0 \%$ | $15 \mathrm{~B} 2 / 15 \mathrm{~B} 3$ |
| 612 | $0.0 \% / 0.0 \%$ | 1 FE8 / 1FE9 | 407 | $0.0 \% / 0.0 \%$ | $1 \mathrm{FFD} / 1 \mathrm{FFE}$ |

Table 44. ASC synchronous baud rates by reload value and deviation errors ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{6 4} \mathbf{M H z}$ )

| SOBRS $=$ ' 0 ', $\mathrm{f}_{\mathrm{CPU}}=64 \mathrm{MHz}$ |  |  | SOBRS $=$ ' 1 ', $\mathrm{f}_{\mathrm{CPU}}=64 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Baud rate (Baud) | Deviation error | Reload value (hex) | Baud rate (Baud) | Deviation error | Reload value (hex) |
| 8000000 | 0.0\% / 0.0\% | 0000 / 0000 | 5333333 | 0.0\% / 0.0\% | 0000 / 0000 |
| 112000 | +0.6\% / -0.8\% | 0046 / 0047 | 112000 | +1.3\% / -0.8\% | 002E / 002F |
| 56000 | +0.6\% / -0.1\% | 008D / 008E | 56000 | +0.3\% / -0.8\% | 005E / 005F |
| 38400 | +0.2\% / -0.3\% | 00CF / 00D0 | 38400 | +0.6\% / -0.1\% | 0089 / 008A |
| 19200 | +0.2\% / -0.1\% | 019F / 01A0 | 19200 | +0.3\% / -0.1\% | 0114/0115 |
| 9600 | +0.0\% / -0.1\% | 0340 / 0341 | 9600 | +0.1\% / -0.1\% | 022A / 022B |
| 4800 | 0.0\% / 0.0\% | 0681 / 0682 | 4800 | 0.0\% / -0.1\% | 0456 / 0457 |
| 2400 | 0.0\% / 0.0\% | 0D04 / 0D05 | 2400 | 0.0\% / 0.0\% | 08AD / 08AE |
| 1200 | 0.0\% / 0.0\% | 1A09 / 1A0A | 1200 | 0.0\% / 0.0\% | 115B / 115C |
| 977 | 0.0\% / 0.0\% | 1FFB / 1FFC | 900 | 0.0\% / 0.0\% | 1724 / 1725 |
|  |  |  | 652 | 0.0\% / 0.0\% | 1FF2 / 1FF3 |

Note: $\quad$ The deviation errors given in the Table 43 and Table 44 are rounded. To avoid deviation errors use a Baud rate crystal (providing a multiple of the ASCO sampling frequency)

### 15.4 High speed synchronous serial interfaces

The High-Speed Synchronous Serial Interfaces (SSC0 and SSC1) provides flexible highspeed serial communication between the ST10F273 and other microcontrollers, microprocessors or external peripherals.
The SSCx supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSCx itself (master mode) or be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable.
This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit Baud rate generator provides the SSCx with a separate serial clock signal. The serial channel SSCx has its own dedicated 16-bit Baud rate generator with 16-bit reload capability, allowing Baud rate generation independent from the timers.
Table 45 and Table 46 list some possible Baud rates against the required reload values and the resulting bit times for 40 MHz and 64 MHz CPU clock respectively. The maximum is anyway limited to 8 Mbaud .

Table 45. Synchronous baud rate and reload values ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathrm{MHz}$ )

| Baud rate | Bit time | Reload value |
| :--- | :---: | :---: |
| Reserved | --- | 0000 h |
| Can be used only with $\mathrm{f}_{\mathrm{CPU}}=32 \mathrm{MHz}$ (or lower) | --- | 0001 h |
| 6.6M Baud | 150 ns | 0002 h |
| 5M Baud | 200 ns | 0003 h |
| 2.5M Baud | 400 ns | 0007 h |
| 1M Baud | $1 \mu \mathrm{~s}$ | 0013 h |
| 100K Baud | $10 \mu \mathrm{~s}$ | 00 C 7 h |
| 10K Baud | $100 \mu \mathrm{~s}$ | 07 CFh |
| 1K Baud | 1 ms | 4E1Fh |
| 306 Baud | 3.26 ms | FF4Eh |

Table 46. Synchronous baud rate and reload values ( $\mathrm{f}_{\mathrm{CPU}}=64 \mathrm{MHz}$ )

| Baud rate | Bit time | Reload value |
| :--- | :---: | :---: |
| Reserved | --- | 0000 h |
| Can be used only with $\mathrm{f}_{\mathrm{CPU}}=32 \mathrm{MHz}$ (or lower) | --- | 0001 h |
| Can be used only with $\mathrm{f}_{\mathrm{CPU}}=48 \mathrm{MHz}$ (or lower) | --- | 0002 h |
| 8M Baud | 125 ns | 0003 h |
| 4M Baud | 250 ns | 0007 h |
| 1M Baud | $1 \mu \mathrm{~s}$ | 001 Fh |
| 100K Baud | $10 \mu \mathrm{~s}$ | 013 Fh |
| 10K Baud | $100 \mu \mathrm{~s}$ | 0 C 7 Fh |
| 1K Baud | 1 ms | $7 C F F h$ |
| 489 Baud | 2.04 ms | FF9Eh |

## $16 \quad I^{2} C$ interface

The integrated $\mathrm{I}^{2} \mathrm{C}$ Bus Module handles the transmission and reception of frames over the two-line SDA/SCL in accordance with the $I^{2} \mathrm{C}$ Bus specification. The $\mathrm{I}^{2} \mathrm{C}$ Module can operate in slave mode, in master mode or in multi-master mode. It can receive and transmit data using 7-bit or 10-bit addressing. Data can be transferred at speeds up to $400 \mathrm{Kbit} / \mathrm{s}$ (both Standard and Fast $\mathrm{I}^{2} \mathrm{C}$ bus modes are supported).

The module can generate three different types of interrupt:

- Requests related to bus events, like start or stop events, arbitration lost, etc.
- Requests related to data transmission
- Requests related to data reception

These requests are issued to the interrupt controller by three different lines, and identified as Error, Transmit, and Receive interrupt lines.
When the $\mathrm{I}^{2} \mathrm{C}$ module is enabled by setting bit XI2CEN in XPERCON register, pins P4.4 and P4.7 (where SCL and SDA are respectively mapped as alternate functions) are automatically configured as bidirectional open-drain: the value of the external pull-up resistor depends on the application. P4, DP4 and ODP4 cannot influence the pin configuration.
When the $\mathrm{I}^{2} \mathrm{C}$ cell is disabled (clearing bit XI2CEN), P 4.4 and P 4.7 pins are standard $\mathrm{I} / \mathrm{O}$ controlled by P4, DP4 and ODP4.
The speed of the $I^{2} \mathrm{C}$ interface may be selected between Standard mode ( 0 to 100 kHz ) and Fast $I^{2} \mathrm{C}$ mode ( 100 to 400 kHz ).

## 17 CAN modules

The two integrated CAN modules (CAN1 and CAN2) are identical and handle the completely autonomous transmission and reception of CAN frames according to the CAN specification V2.0 part B (active). It is based on the C-CAN specification.

Each on-chip CAN module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

Because of duplication of the CAN controllers, the following adjustments are to be considered:

- Same internal register addresses of both CAN controllers, but with base addresses differing in address bit A8; separate chip select for each CAN module. Refer to Chapter 4: Memory organization on page 22.
- The CAN1 transmit line (CAN1_TxD) is the alternate function of the Port P4.6 pin and the receive line (CAN1_RxD) is the alternate function of the Port P4.5 pin.
- The CAN2 transmit line (CAN2_TxD) is the alternate function of the Port P4.7 pin and the receive line (CAN2_RxD) is the alternate function of the Port P4.4 pin.
- Interrupt request lines of the CAN1 and CAN2 modules are connected to the XBUS interrupt lines together with other X-Peripherals sharing the four vectors.
- The CAN modules must be selected with corresponding CANxEN bit of XPERCON register before the bit XPEN of SYSCON register is set.
- The reset default configuration is: CAN1 enabled, CAN2 disabled.

Note: If one or both CAN modules is used, Port 4 cannot be programmed to output all 8 segment address lines. Thus, only four segment address lines can be used, reducing the external memory space to 5 Mbytes (1 Mbyte per $\overline{C S}$ line).

### 17.1 Configuration support

It is possible that both CAN controllers are working on the same CAN bus, supporting together up to 64 message objects. In this configuration, both receive signals and both transmit signals are linked together when using the same CAN transceiver. This configuration is especially supported by providing open drain outputs for the CAN1_Txd and CAN2_TxD signals. The open drain function is controlled with the ODP4 register for port P4: in this way it is possible to connect together P4.4 with P4.5 (receive lines) and P4.6 with P4.7 (transmit lines configured to be configured as Open-Drain).

The user is also allowed to map internally both CAN modules on the same pins P4.5 and P4.6. In this way, P4.4 and P4.7 may be used either as general purpose I/O lines, or used for $I^{2} \mathrm{C}$ interface. This is possible by setting bit CANPAR of XMISC register. To access this register it is necessary to set bit XMISCEN of XPERCON register and bit XPEN of SYSCON register.

### 17.2 CAN bus configurations

Depending on application, CAN bus configuration may be one single bus with a single or multiple interfaces or a multiple bus with a single or multiple interfaces. The ST10F273 is able to support these two cases.

## Single CAN bus

The single CAN Bus multiple interfaces configuration may be implemented using two CAN transceivers as shown in Figure 11.

Figure 11. Connection to single CAN bus via separate CAN transceivers


The ST10F273 also supports single CAN Bus multiple (dual) interfaces using the open drain option of the CANx_TxD output as shown in Figure 12. Thanks to the OR-Wired Connection, only one transceiver is required. In this case the design of the application must take in account the wire length and the noise environment.

Figure 12. Connection to single CAN bus via common CAN transceivers


## Multiple CAN bus

The ST10F273 provides two CAN interfaces to support such kind of bus configuration as shown in Figure 13.

Figure 13. Connection to two different CAN buses (e.g. for gateway application)


## Parallel mode

In addition to previous configurations, a parallel mode is supported. This is shown in
Figure 14.
Figure 14. Connection to one CAN bus with internal Parallel mode enabled


XMISC.CANPAR $=1$ (Both CAN enabled)

1. P4.4 and P4.7 when not used as CAN functions can be used as general purpose I/O while they cannot be used as external bus address lines.

## 18 Real time clock

The real time clock is an independent timer, in which the clock is derived directly from the clock oscillator on XTAL1 (main oscillator) input or XTAL3 input (32 kHz low-power oscillator) so that it can be kept on running even in idle or power down mode (if enabled to). Registers access is implemented onto the XBUS. This module is designed with the following characteristics:

- Generation of the current time and date for the system
- Cyclic time based interrupt, on Port2 external interrupts every 'RTC basic clock tick' and after $n$ 'RTC basic clock ticks' ( $n$ is programmable) if enabled
- 58-bit timer for long term measurement
- Capability to exit the ST10 chip from Power down mode (if PWDCFG of SYSCON set) after a programmed delay
The real time clock is based on two main blocks of counters. The first block is a prescaler which generates a basic reference clock (for example a 1 second period). This basic reference clock is coming out of a 20-bit DIVIDER. This 20-bit counter is driven by an input clock derived from the on-chip CPU clock, pre-divided by a $1 / 64$ fixed counter. This 20-bit counter is loaded at each basic reference clock period with the value of the 20-bit PRESCALER register. The value of the 20-bit RTCP register determines the period of the basic reference clock.

A timed interrupt request (RTCSI) may be sent on each basic reference clock period. The second block of the RTC is a 32-bit counter that may be initialized with the current system time. This counter is driven with the basic reference clock signal. In order to provide an alarm function the contents of the counter is compared with a 32-bit alarm register. The alarm register may be loaded with a reference date. An alarm interrupt request (RTCAI), may be generated when the value of the counter matches the alarm register.

The timed RTCSI and the alarm RTCAI interrupt requests can trigger a fast external interrupt via EXISEL register of port 2 and wake-up the ST10 chip when running power down mode. Using the RTCOFF bit of RTCCON register, the user may switch off the clock oscillator when entering the power down mode.
The last function implemented in the RTC is to switch off the main on-chip oscillator and the 32 kHz on chip oscillator if the ST10 enters the Power down mode, so that the chip can be fully switched off (if RTC is disabled).
At power on, and after Reset phase, if the presence of a 32 kHz oscillation on XTAL3 / XTAL4 pins is detected, then the RTC counter is driven by this low frequency reference clock: when Power down mode is entered, the RTC can either be stopped or left running, and in both the cases the main oscillator is turned off, reducing the power consumption of the device to the minimum required to keep on running the RTC counter and relative reference oscillator. This is valid also if Stand-by mode is entered (switching off the main supply $\mathrm{V}_{\mathrm{DD}}$ ), since both the RTC and the low power oscillator ( 32 kHz ) are biased by the $V_{\text {STBY. }}$ Vice versa, when at power on and after Reset, the 32 kHz is not present, the main oscillator drives the RTC counter, and since it is powered by the main power supply, it cannot be maintained running in Stand-by mode, while in Power down mode the main oscillator is maintained running to provide the reference to the RTC module (if not disabled).

## 19 Watchdog timer

The watchdog timer is a fail-safe mechanism which prevents the microcontroller from malfunctioning for long periods of time.

The watchdog timer is always enabled after a reset of the chip and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed.

Therefore, the chip start-up procedure is always monitored. The software must be designed to service the watchdog timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the watchdog timer overflows and generates an internal hardware reset. It pulls the $\overline{\text { RSTOUT pin low in order to allow external hardware components }}$ to be reset.

Each of the different reset sources is indicated in the WDTCON register:

- Watchdog timer reset in case of an overflow
- Software Reset in case of execution of the SRST instruction
- Short, long and power-on reset in case of hardware reset (and depending of reset pulse duration and RPD pin configuration)

The indicated bits are cleared with the EINIT instruction. The source of the reset can be identified during the initialization phase.

The watchdog timer is 16 -bit, clocked with the system clock divided by 2 or 128. The high Byte of the watchdog timer register can be set to a pre-specified reload value (stored in WDTREL).

Each time it is serviced by the application software, the high byte of the watchdog timer is reloaded. For security, rewrite WDTCON each time before the watchdog timer is serviced

The Table 47 and Table 48 show the watchdog time range for 40 MHz and 64 MHz CPU clock respectively.

Table 47. WDTREL reload value ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathbf{~ M H z}$ )

| Reload value in WDTREL | Prescaler for $\mathrm{f}_{\mathrm{CPU}}=\mathbf{4 0} \mathbf{~ M H z}$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{2}($ WDTIN $=$ ' $\mathbf{0}$ ') | $\mathbf{1 2 8}$ (WDTIN = '1') |
| FFh | $12.8 \mu \mathrm{~s}$ | $819.2 \mu \mathrm{~s}$ |
| 00 h | 3.277 ms | 209.7 ms |

Table 48. WDTREL reload value ( $\mathrm{f}_{\mathrm{CPU}}=\mathbf{6 4} \mathbf{~ M H z}$ )

| Reload value in WDTREL | Prescaler for $\mathrm{f}_{\mathrm{CPU}}=\mathbf{6 4} \mathbf{~ M H z}$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{2}($ WDTIN = '0') | $\mathbf{1 2 8}($ WDTIN = '1') |
| FFh | $8 \mu \mathrm{~s}$ | $512 \mu \mathrm{~s}$ |
| 00 h | 2.048 ms | 131.1 ms |

## 20 System reset

System reset initializes the MCU in a predefined state. There are six ways to activate a reset state. The system start-up configuration is different for each case as shown in Table 49 Table 49. Reset event definition

| Reset Source | Flag | RPD Status | Conditions |
| :---: | :---: | :---: | :---: |
| Power-on reset | PONR | Low | Power-on |
| Asynchronous hardware reset |  | Low | $t_{\text {RSTIN }}>{ }^{(1)}$ |
| Synchronous long hardware reset | LHWR | High | $t_{\text {RSTIN }}>(1032+12) \mathrm{TCL}+\max (4 \mathrm{TCL}, 500 \mathrm{~ns})$ |
| Synchronous short hardware reset | SHWR | High | $\begin{aligned} & \mathrm{t}_{\mathrm{RSTIN}}>\max (4 \text { TCL, } 500 \mathrm{~ns}) \\ & \mathrm{t}_{\mathrm{RSTIN}} \leq(1032+12) \mathrm{TCL}+\max (4 \mathrm{TCL}, 500 \mathrm{~ns}) \end{aligned}$ |
| Watchdog timer reset | WDTR | (2) | WDT overflow |
| Software reset | SWR | (3) | SRST instruction execution |

1. $\overline{\text { RSTIN }}$ pulse should be longer than 500 ns (Filter) and than settling time for configuration of Port0.
2. See next Section 20.1 for more details on minimum reset pulse duration
3. The RPD status has no influence unless Bidirectional Reset is activated (bit BDRSTEN in SYSCON): RPD low inhibits the Bidirectional reset on SW and WDT reset events, that is RSTIN is not activated (refer to Sections 20.4, 20.5 and 20.6).

### 20.1 Input filter

On RSTIN input pin an on-chip RC filter is implemented. It is sized to filter all the spikes shorter than 50 ns. On the other side, a valid pulse shall be longer than 500 ns to grant that ST10 recognizes a reset command. In between 50 ns and 500 ns a pulse can either be filtered or recognized as valid, depending on the operating conditions and process variations.

For this reason all minimum durations mentioned in this Chapter for the different kind of reset events shall be carefully evaluated taking into account of the above requirements.

In particular, for Short Hardware Reset, where only 4 TCL is specified as minimum input reset pulse duration, the operating frequency is a key factor. Examples:

- For a CPU clock of $64 \mathrm{MHz}, 4 \mathrm{TCL}$ is 31.25 ns , so it would be filtered. In this case the minimum becomes the one imposed by the filter (that is 500 ns ).
- For a CPU clock of $4 \mathrm{MHz}, 4 \mathrm{TCL}$ is 500 ns . In this case the minimum from the formula is coherent with the limit imposed by the filter.


### 20.2 Asynchronous reset

An asynchronous reset is triggered when $\overline{\text { RSTIN }}$ pin is pulled low while RPD pin is at low level. Then the ST10F273 is immediately (after the input filter delay) forced in reset default state. It pulls low RSTOUT pin, it cancels pending internal hold states if any, it aborts all internal/external bus cycles, it switches buses (data, address and control signals) and I/O pin drivers to high-impedance, it pulls high Port0 pins.

Note: If an asynchronous reset occurs during a read or write phase in internal memories, the content of the memory itself could be corrupted: to avoid this, synchronous reset usage is strongly recommended.

## Power-on reset

The asynchronous reset must be used during the power-on of the device. Depending on crystal or resonator frequency, the on-chip oscillator needs about 1 ms to 10 ms to stabilize (Refer to Electrical Characteristics Section), with an already stable $\mathrm{V}_{\mathrm{DD}}$. The logic of the ST10F273 does not need a stabilized clock signal to detect an asynchronous reset, so it is suitable for power-on conditions. To ensure a proper reset sequence, the RSTIN pin and the RPD pin must be held at low level until the device clock signal is stabilized and the system configuration value on Port0 is settled.

At Power-on it is important to respect some additional constraints introduced by the start-up phase of the different embedded modules.
In particular the on-chip voltage regulator needs at least 1 ms to stabilize the internal 1.8 V for the core logic: this time is computed from when the external reference ( $\mathrm{V}_{\mathrm{DD}}$ ) becomes stable (inside specification range, that is at least 4.5 V ). This is a constraint for the application hardware (external voltage regulator): the RSTIN pin assertion shall be extended to guarantee the voltage regulator stabilization.
A second constraint is imposed by the embedded FLASH. When booting from internal memory, starting from $\overline{\text { RSTIN }}$ releasing, it needs a maximum of 1 ms for its initialization: before that, the internal reset (RST signal) is not released, so the CPU does not start code execution in internal memory.

Note: $\quad$ This is not true if external memory is used (pin $\overline{E A}$ held low during reset phase). In this case, once $\overline{R S T I N}$ pin is released, and after few CPU clock (Filter delay plus $3 . .8 \mathrm{TCL}$ ), the internal reset signal RST is released as well, so the code execution can start immediately after. Obviously, an eventual access to the data in internal Flash is forbidden before its initialization phase is completed: an eventual access during starting phase will return FFFFh (just at the beginning), while later 009Bh (an illegal opcode trap can be generated).
At Power-on, the $\overline{\text { RSTIN }}$ pin shall be tied low for a minimum time that includes also the startup time of the main oscillator ( $\mathrm{t}_{\text {STUP }}=1 \mathrm{~ms}$ for resonator, 10 ms for crystal) and PLL synchronization time ( $\mathrm{t}_{\text {PSUP }}=200 \mu \mathrm{~s}$ ): this means that if the internal FLASH is used, the $\overline{\text { RSTIN }}$ pin could be released before the main oscillator and PLL are stable to recover some time in the start-up phase (FLASH initialization only needs stable $\mathrm{V}_{18}$, but does not need stable system clock since an internal dedicated oscillator is used).

$$
\begin{array}{ll}
\text { Warning: } & \text { It is recommended to provide the external hardware with a } \\
\text { current limitation circuitry. This is necessary to avoid } \\
\text { permanent damages of the device during the power-on } \\
\text { transient, when the capacitance on } \mathrm{V}_{18} \text { pin is charged. For } \\
\text { the on-chip voltage regulator functionality } 10 \mathrm{nF} \text { are }
\end{array}
$$

sufficient: anyway, a maximum of 100 nF on $\mathrm{V}_{18}$ pin should not generate problems of over-current (higher value is allowed if current is limited by the external hardware). External current limitation is anyway recommended also to avoid risks of damage in case of temporary short between $\mathrm{V}_{18}$ and ground: the internal 1.8 V drivers are sized to drive currents of several tens of Ampere, so the current shall be limited by the external hardware. The limit of current is imposed by power dissipation considerations (Refer to Electrical Characteristics Section).

In next Figures 15 and 16 Asynchronous Power-on timing diagrams are reported, respectively with boot from internal or external memory, highlighting the reset phase extension introduced by the embedded FLASH module when selected.
Note: $\quad$ Never power the device without keeping $\overline{R S T I N}$ pin grounded: the device could enter in unpredictable states, risking also permanent damages.

Figure 15. Asynchronous power-on RESET ( $\overline{E A}=1$ )


Figure 16. Asynchronous power-on RESET ( $\overline{E A}=0$ )


## Hardware reset

The asynchronous reset must be used to recover from catastrophic situations of the application. It may be triggered by the hardware of the application. Internal hardware logic and application circuitry are described in Reset circuitry chapter and Figures 28, 29 and 30. It occurs when $\overline{\text { RSTIN }}$ is low and RPD is detected (or becomes) low as well.

Figure 17. Asynchronous hardware RESET ( $\overline{\mathrm{EA}}=1$ )


1) Longer than Port0 settling time + PLL synchronization (if needed, that is $P 0(15: 13)$ changed). Longer than 500ns to take into account of Input Filter on RSTIN pin

Figure 18. Asynchronous hardware RESET ( $\overline{\mathrm{EA}}=0$ )


1) Longer than Port0 settling time + PLL synchronization (if needed, that is $P 0(15: 13)$ changed). Longer than 500 ns to take into account of Input Filter on RSTIN pin
2) 3 to 8 TCL depending on clock source selection.

## Exit from asynchronous reset state

When the $\overline{\text { RSTIN }}$ pin is pulled high, the device restarts: as already mentioned, if internal FLASH is used, the restarting occurs after the embedded FLASH initialization routine is completed. The system configuration is latched from Port0: ALE, $\overline{\operatorname{RD}}$ and $\overline{W R} / \overline{W R L}$ pins are driven to their inactive level. The ST10F273 starts program execution from memory location 00'0000h in code segment 0 . This starting location will typically point to the general initialization routine. Timing of asynchronous Hardware Reset sequence are summarized in Figure 17 and Figure 18.

### 20.3 Synchronous reset (warm reset)

A synchronous reset is triggered when $\overline{\text { RSTIN }}$ pin is pulled low while RPD pin is at high level. In order to properly activate the internal reset logic of the device, the $\overline{\text { RSTIN }}$ pin must be held low, at least, during 4 TCL (2 periods of CPU clock): refer also to Section 20.1 for details on minimum reset pulse duration. The I/O pins are set to high impedance and $\overline{\text { RSTOUT }}$ pin is driven low. After $\overline{\text { RSTIN }}$ level is detected, a short duration of a maximum of 12 TCL (six periods of CPU clock) elapses, during which pending internal hold states are cancelled and the current internal access cycle if any is completed. External bus cycle is aborted. The internal pull-down of RSTIN pin is activated if bit BDRSTEN of SYSCON
register was previously set by software. Note that this bit is always cleared on power-on or after a reset sequence.

## Short and long synchronous reset

Once the first maximum 16 TCL are elapsed (4+12TCL), the internal reset sequence starts. It is 1024 TCL cycles long: at the end of it, and after other 8TCL the level of RSTIN is sampled (after the filter, see $\overline{\text { RSTF }}$ in the drawings): if it is already at high level, only Short Reset is flagged (Refer to Chapter 19 for details on reset flags); if it is recognized still low, the Long reset is flagged as well. The major difference between Long and Short reset is that during the Long reset, also $\mathrm{P} 0(15: 13)$ become transparent, so it is possible to change the clock options.

Warning: In case of a short pulse on $\overline{\text { RSTIN }}$ pin, and when Bidirectional reset is enabled, the $\overline{\text { RSTIN }}$ pin is held low by the internal circuitry. At the end of the 1024 TCL cycles, the $\overline{\text { RTSIN }}$ pin is released, but due to the presence of the input analog filter the internal input reset signal ( $\overline{\mathrm{RSTF}}$ in the drawings) is released later (from 50 to 500 ns ). This delay is in parallel with the additional 8 TCL, at the end of which the internal input reset line ( $\overline{\mathrm{RSTF}}$ ) is sampled, to decide if the reset event is Short or Long. In particular:

- If $8 \mathrm{TCL}>500 \mathrm{~ns}\left(\mathrm{~F}_{\mathrm{CPU}}<8 \mathrm{MHz}\right.$ ), the reset event is always recognized as Short
- If $8 \mathrm{TCL}<500 \mathrm{~ns}\left(\mathrm{~F}_{\mathrm{CPU}}>8 \mathrm{MHz}\right)$, the reset event could be recognized either as Short or Long, depending on the real filter delay (between 50 and 500ns) and the CPU frequency (RSTF sampled High means Short reset, $\bar{R} S T F$ sampled Low means Long reset). Note that in case a Long Reset is recognized, once the 8 TCL are elapsed, the $\mathrm{P} 0(15: 13)$ pins becomes transparent, so the system clock can be re-configured. The port returns not transparent 3-4TCL after the internal RSTF signal becomes high.

The same behavior just described, occurs also when unidirectional reset is selected and $\overline{\text { RSTIN }}$ pin is held low till the end of the internal sequence (exactly 1024TCL + max 16 TCL ) and released exactly at that time.
Note: $\quad$ When running with CPU frequency lower than 40 MHz , the minimum valid reset pulse to be recognized by the CPU (4 TCL) could be longer than the minimum analog filter delay (50ns); so it might happen that a short reset pulse is not filtered by the analog input filter, but on the other hand it is not long enough to trigger a CPU reset (shorter than 4 TCL): this would generate a FLASH reset but not a system reset. In this condition, the FLASH answers always with FFFFh, which leads to an illegal opcode and consequently a trap event is generated.

## Exit from synchronous reset state

The reset sequence is extended until $\overline{\text { RSTIN }}$ level becomes high. Besides, it is internally prolonged by the FLASH initialization when $\overline{\mathrm{EA}}=1$ (internal memory selected). Then, the code execution restarts. The system configuration is latched from Port0, and ALE, $\overline{\mathrm{RD}}$ and $\overline{W R} / \overline{W R L}$ pins are driven to their inactive level. The ST10F273 starts program execution from memory location 00'0000h in code segment 0 . This starting location will typically point to the general initialization routine. Timing of synchronous reset sequence are summarized in Figures 19 and 20 where a Short Reset event is shown, with particular highlighting on the
fact that it can degenerate into Long Reset: the two figures show the behavior when booting from internal or external memory respectively. Figures 21 and 22 reports the timing of a typical synchronous Long Reset, again when booting from internal or external memory.

## Synchronous reset and RPD pin

Whenever the $\overline{\text { RSTIN }}$ pin is pulled low (by external hardware or as a consequence of a Bidirectional reset), the RPD internal weak pull-down is activated. The external capacitance (if any) on RPD pin is slowly discharged through the internal weak pull-down. If the voltage level on RPD pin reaches the input low threshold (around 2.5 V ), the reset event becomes immediately asynchronous. In case of hardware reset (short or long) the situation goes immediately to the one illustrated in Figure 17. There is no effect if RPD comes again above the input threshold: the asynchronous reset is completed coherently. To grant the normal completion of a synchronous reset, the value of the capacitance shall be big enough to maintain the voltage on RPD pin sufficient high along the duration of the internal reset sequence.

For a Software or Watchdog reset events, an active synchronous reset is completed regardless of the RPD status.
It is important to highlight that the signal that makes RPD status transparent under reset is the internal RSTF (after the noise filter).

Figure 19. Synchronous short / long hardware RESET ( $\overline{E A}=1$ )


1) $\overline{\text { RSTIN }}$ assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration.
2) If during the reset condition ( $\overline{\mathrm{RSTIN}}$ low) RPD voltage drops below the threshold voltage (about 2.5 V for 5 V operation), the asynchronous reset is immediately entered.
3) $\overline{\text { RSTIN }}$ pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software.
4) Bit BDRSTEN is cleared after reset.
5) Minimum $\overline{\text { RSTIN }}$ low pulse duration shall also be longer than 500 ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1)

Figure 20. Synchronous short / long hardware RESET ( $\overline{\mathrm{EA}}=\mathbf{0}$ )


1) $\overline{\text { RSTIN }}$ assertion can be released there. Refer also to Section 21.1 for details on minimum pulse duration.
2) If during the reset condition ( $\overline{\text { RSTIN }}$ low), RPD voltage drops below the threshold voltage (about 2.5 V for 5 V operation), the asynchronous reset is then immediately entered.
3) 3 to 8 TCL depending on clock source selection.
4) $\overline{\text { RSTIN }}$ pin is pulled low if bit BDRSTEN (bit 3 of SYSCON register) was previously set by software. Bit BDRSTEN is cleared after reset.
5) Minimum RSTIN low pulse duration shall also be longer than 500 ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).

Figure 21. Synchronous long hardware RESET ( $\overline{\mathrm{EA}}=1$ )


[^0]Figure 22. Synchronous long hardware RESET $(\overline{E A}=0)$


1) If during the reset condition ( $\overline{\mathrm{RSTIN}}$ low), RPD voltage drops below the threshold voltage (about 2.5 V for 5 V operation), the asynchronous reset is then immediately entered.
2) Minimum $\overline{\text { RSTIN }}$ low pulse duration shall also be longer than 500 ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).
3) 3 to 8 TCL depending on clock source selection.

### 20.4 Software reset

A software reset sequence can be triggered at any time by the protected SRST (software reset) instruction. This instruction can be deliberately executed within a program, e.g. to leave bootstrap loader mode, or on a hardware trap that reveals system failure.
On execution of the SRST instruction, the internal reset sequence is started. The microcontroller behavior is the same as for a synchronous short reset, except that only bits P0.12...P0.8 are latched at the end of the reset sequence, while previously latched, bits P0.7...P0. 2 are cleared (that is written at ' 1 ').

A Software reset is always taken as synchronous: there is no influence on Software Reset behavior with RPD status. In case Bidirectional Reset is selected, a Software Reset event pulls $\overline{\text { RSTIN }}$ pin low: this occurs only if RPD is high; if RPD is low, $\overline{\text { RSTIN }}$ pin is not pulled low even though Bidirectional Reset is selected.

Refer to next Figures 23 and 24 for unidirectional SW reset timing, and to Figures 25, 26 and 27 for bidirectional.

### 20.5 Watchdog timer reset

When the watchdog timer is not disabled during the initialization, or serviced regularly during program execution, it will overflow and trigger the reset sequence.

Unlike hardware and software resets, the watchdog reset completes a running external bus cycle if this bus cycle either does not use READY, or if READY is sampled active (low) after the programmed wait states.
When $\overline{R E A D Y}$ is sampled inactive (high) after the programmed wait states the running external bus cycle is aborted. Then the internal reset sequence is started.

Bit P0.12...P0.8 are latched at the end of the reset sequence and bit P0.7...P0.2 are cleared (that is written at ' 1 ').
A Watchdog reset is always taken as synchronous: there is no influence on Watchdog Reset behavior with RPD status. In case Bidirectional Reset is selected, a Watchdog Reset event pulls $\overline{\text { RSTIN }}$ pin low: this occurs only if RPD is high; if RPD is low, $\overline{\text { RSTIN }}$ pin is not pulled low even though Bidirectional Reset is selected.

Refer to next Figures 23 and 24 for unidirectional SW reset timing, and to Figures 25, 26 and 27 for bidirectional.

Figure 23. SW / WDT unidirectional RESET ( $\overline{E A}=1$ )


Figure 24. SW / WDT unidirectional RESET ( $\overline{E A}=0$ )


### 20.6 Bidirectional reset

As shown in the previous sections, the RSTOUT pin is driven active (low level) at the beginning of any reset sequence (synchronous/asynchronous hardware, software and watchdog timer resets). RSTOUT pin stays active low beyond the end of the initialization routine, until the protected EINIT instruction (End of Initialization) is completed.

The Bidirectional Reset function is useful when external devices require a reset signal but cannot be connected to RSTOUT pin, because RSTOUT signal lasts during initialization. It is, for instance, the case of external memory running initialization routine before the execution of EINIT instruction.

Bidirectional reset function is enabled by setting bit 3 (BDRSTEN) in SYSCON register. It only can be enabled during the initialization routine, before EINIT instruction is completed.
When enabled, the open drain of the $\overline{\text { RSTIN }}$ pin is activated, pulling down the reset signal, for the duration of the internal reset sequence (synchronous/asynchronous hardware, synchronous software and synchronous watchdog timer resets). At the end of the internal reset sequence the pull down is released and:

- After a Short Synchronous Bidirectional Hardware Reset, if $\overline{\text { RSTF }}$ is sampled low 8 TCL periods after the internal reset sequence completion (refer to Figure 19 and Figure 20), the Short Reset becomes a Long Reset. On the contrary, if RSTF is sampled high the device simply exits reset state.
- After a Software or Watchdog Bidirectional Reset, the device exits from reset. If RSTF remains still low for at least 4 TCL periods (minimum time to recognize a Short Hardware reset) after the reset exiting (refer to Figure 25 and Figure 26), the Software
or Watchdog Reset become a Short Hardware Reset. On the contrary, if RSTF remains low for less than 4 TCL, the device simply exits reset state.

The Bidirectional reset is not effective in case RPD is held low, when a Software or Watchdog reset event occurs. On the contrary, if a Software or Watchdog Bidirectional reset event is active and RPD becomes low, the RSTIN pin is immediately released, while the internal reset sequence is completed regardless of RPD status change (1024 TCL).
Note: $\quad$ The bidirectional reset function is disabled by any reset sequence (bit BDRSTEN of SYSCON is cleared). To be activated again it must be enabled during the initialization routine.

## WDTCON flags

Similarly to what already highlighted in the previous section when discussing about Short reset and the degeneration into Long reset, similar situations may occur when Bidirectional reset is enabled. The presence of the internal filter on RSTIN pin introduces a delay: when $\overline{\text { RSTIN }}$ is released, the internal signal after the filter (see RSTF in the drawings) is delayed, so it remains still active (low) for a while. It means that depending on the internal clock speed, a short reset may be recognized as a long reset: the WDTCON flags are set accordingly.

Besides, when either Software or Watchdog bidirectional reset events occur, again when the $\overline{\text { RSTIN }}$ pin is released (at the end of the internal reset sequence), the $\overline{\text { RSTF }}$ internal signal (after the filter) remains low for a while, and depending on the clock frequency it is recognized high or low: 8TCL after the completion of the internal sequence, the level of $\overline{\text { RSTF }}$ signal is sampled, and if recognized still low a Hardware reset sequence starts, and WDTCON will flag this last event, masking the previous one (Software or Watchdog reset). Typically, a Short Hardware reset is recognized, unless the RSTIN pin (and consequently internal signal $\overline{\text { RSTF }}$ ) is sufficiently held low by the external hardware to inject a Long Hardware reset. After this occurrence, the initialization routine is not able to recognize a Software or Watchdog bidirectional reset event, since a different source is flagged inside WDTCON register. This phenomenon does not occur when internal FLASH is selected during reset $(\overline{E A}=1)$, since the initialization of the FLASH itself extend the internal reset duration well beyond the filter delay.

Next Figures 25, 26 and 27 summarize the timing for Software and Watchdog Timer Bidirectional reset events: In particular Figure 27 shows the degeneration into Hardware reset.

Figure 25. SW / WDT bidirectional RESET ( $\overline{\mathrm{EA}}=1$ )


Figure 26. SW / WDT bidirectional RESET (EA = 0)


Figure 27. SW / WDT bidirectional RESET ( $\overline{E A}=0$ ) followed by a HW RESET


### 20.7 Reset circuitry

Internal reset circuitry is described in Figure 30. The $\overline{\text { RSTIN }}$ pin provides an internal pull-up resistor of $50 \mathrm{k} \Omega$ to $250 \mathrm{k} \Omega$ (The minimum reset time must be calculated using the lowest value).
It also provides a programmable (BDRSTEN bit of SYSCON register) pull-down to output internal reset state signal (synchronous reset, watchdog timer reset or software reset).

This bidirectional reset function is useful in applications where external devices require a reset signal but cannot be connected to RSTOUT pin.
This is the case of an external memory running codes before EINIT (end of initialization) instruction is executed. RSTOUT pin is pulled high only when EINIT is executed.
The RPD pin provides an internal weak pull-down resistor which discharges external capacitor at a typical rate of $200 \mu \mathrm{~A}$. If bit PWDCFG of SYSCON register is set, an internal pull-up resistor is activated at the end of the reset sequence. This pull-up will charge any capacitor connected on RPD pin.
The simplest way to reset the ST10F273 is to insert a capacitor C1 between $\overline{\text { RSTIN }}$ pin and $\mathrm{V}_{\mathrm{SS}}$, and a capacitor between RPD pin and $\mathrm{V}_{\mathrm{SS}}(\mathrm{CO})$ with a pull-up resistor R0 between RPD pin and $V_{D D}$. The input $\overline{\text { RSTIN }}$ provides an internal pull-up device equalling a resistor of $50 \mathrm{k} \Omega$ to $250 \mathrm{k} \Omega$ (the minimum reset time must be determined by the lowest value). Select C 1 that produce a sufficient discharge time to permit the internal or external oscillator and / or internal PLL and the on-chip voltage regulator to stabilize.

To ensure correct power-up reset with controlled supply current consumption, specially if clock signal requires a long period of time to stabilize, an asynchronous hardware reset is required during power-up. For this reason, it is recommended to connect the external R0-C0 circuit shown in Figure 28 to the RPD pin. On power-up, the logical low level on RPD pin forces an asynchronous hardware reset when RSTIN is asserted low. The external pull-up R0 will then charge the capacitor C0. Note that an internal pull-down device on RPD pin is turned on when RSTIN pin is low, and causes the external capacitor (C0) to begin discharging at a typical rate of 100-200 $\mu \mathrm{A}$. With this mechanism, after power-up reset, short low pulses applied on RSTIN produce synchronous hardware reset. If RSTIN is asserted longer than the time needed for C 0 to be discharged by the internal pull-down device, then the device is forced in an asynchronous reset. This mechanism insures recovery from very catastrophic failure.

Figure 28. Minimum external reset circuitry


The minimum reset circuit of Figure 28 is not adequate when the $\overline{\text { RSTIN }}$ pin is driven from the ST10F273 itself during software or watchdog triggered resets, because of the capacitor C1 that will keep the voltage on RSTIN pin above $\mathrm{V}_{\mathrm{IL}}$ after the end of the internal reset sequence, and thus will trigger an asynchronous reset sequence.

Figure 29 shows an example of a reset circuit. In this example, R1-C1 external circuit is only used to generate power-up or manual reset, and RO-C0 circuit on RPD is used for power-up reset and to exit from Power down mode. Diode D1 creates a wired-OR gate connection to the reset pin and may be replaced by open-collector Schmitt trigger buffer. Diode D2 provides a faster cycle time for repetitive power-on resets.

R2 is an optional pull-up for faster recovery and correct biasing of TTL Open Collector drivers.

Figure 29. System reset circuit


Figure 30. Internal (simplified) reset circuitry


### 20.8 Reset application examples

Next two timing diagrams (Figure 31 and Figure 32) provides additional examples of bidirectional internal reset events (Software and Watchdog) including in particular the external capacitances charge and discharge transients (refer also to Figure 29 for the external circuit scheme).

Figure 31. Example of software or watchdog bidirectional reset $(\overline{E A}=1)$


Figure 32. Example of software or watchdog bidirectional reset $(\overline{E A}=0)$


### 20.9 Reset summary

A summary of the different reset events is reported in the table below．
Table 50．Reset event

| Event | $\begin{aligned} & \text { on } \\ & \text { © } \end{aligned}$ | \|【 | $\frac{. 亠 幺}{0}$ |  | $\overline{\text { RSTIN }}$ |  | WDTCON Flags |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | min | max | ¢ | $\stackrel{\text { ¢ }}{\substack{\text { ¹ }}}$ | ¢ | ¢ | 吘 |
| Power－on reset | 0 | 0 | N | Asynch． | $\begin{gathered} \hline 1 \mathrm{~ms} \text { (VREG) } \\ 1.2 \mathrm{~ms} \\ \text { (Reson. + PLL) } \\ 10.2 \mathrm{~ms} \\ \text { (Crystal + PLL) } \end{gathered}$ | － | 1 | 1 | 1 | 1 | 0 |
|  | 0 | 1 | N | Asynch． | $1 \mathrm{~ms} \mathrm{(VREG)}$ | － | 1 | 1 | 1 | 1 | 0 |
|  | 1 | x | x | FORBIDDEN |  |  |  |  |  |  |  |
|  | x | x | Y | NOT APPLICABLE |  |  |  |  |  |  |  |
| Hardware reset （asynchronous） | 0 | 0 | N | Asynch． | 500ns | － | 0 | 1 | 1 | 1 | 0 |
|  | 0 | 1 | N | Asynch． | 500ns | － | 0 | 1 | 1 | 1 | 0 |
|  | 0 | 0 | Y | Asynch． | 500ns | － | 0 | 1 | 1 | 1 | 0 |
|  | 0 | 1 | Y | Asynch． | 500ns | － | 0 | 1 | 1 | 1 | 0 |
| Short hardware reset <br> （synchronous）${ }^{(1)}$ | 1 | 0 | N | Synch． | max（4 TCL，500ns） | $\begin{gathered} 1032+12 \text { TCL + } \\ \max (4 \text { TCL, } 500 \mathrm{~ns}) \end{gathered}$ | 0 | 0 | 1 | 1 | 0 |
|  | 1 | 1 | N | Synch． | max（4 TCL，500ns） | $\begin{gathered} 1032+12 \text { TCL + } \\ \max (4 \mathrm{TCL}, 500 \mathrm{~ns}) \end{gathered}$ | 0 | 0 | 1 | 1 | 0 |
|  | 1 | 0 | Y | Synch． | max（4 TCL，500ns） | $1032+12 \text { TCL + }$ $\max (4 \mathrm{TCL}, 500 \mathrm{~ns})$ | 0 | 0 | 1 | 1 | 0 |
|  |  |  |  |  | Activated by intern | logic for 1024 TCL |  |  |  |  |  |
|  | 1 | 1 | Y | Synch． | max（4 TCL，500ns） | $\begin{gathered} 1032+12 \text { TCL + } \\ \max (4 \text { TCL, } 500 \mathrm{~ns}) \end{gathered}$ | 0 | 0 | 1 | 1 | 0 |
|  |  |  |  |  | Activated by intern | logic for 1024 TCL |  |  |  |  |  |
| Long hardware reset （synchronous） | 1 | 0 | N | Synch． | $\begin{gathered} 1032+12 \text { TCL + } \\ \max (4 \text { TCL, } 500 \mathrm{~ns}) \end{gathered}$ | － | 0 | 1 | 1 | 1 | 0 |
|  | 1 | 1 | N | Synch． | $1032+12 \text { TCL + }$ <br> $\max (4 \mathrm{TCL}, 500 \mathrm{~ns})$ | － | 0 | 1 | 1 | 1 | 0 |
|  | 1 | 0 | Y | Synch． | $1032+12 \text { TCL + }$ <br> $\max (4$ TCL，500ns） | － | 0 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | Activated by internal | gic only for 1024 TCL |  |  |  |  |  |
|  | 1 | 1 | Y | Synch． | $\begin{gathered} 1032+12 \text { TCL + } \\ \max (4 \text { TCL, } 500 \mathrm{~ns}) \end{gathered}$ | － | 0 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | Activated by internal logic only for 1024 TCL |  |  |  |  |  |  |

Table 50. Reset event (continued)


1. It can degenerate into a Long Hardware Reset and consequently differently flagged (see Section 20.3 for details).
2. When Bidirectional is active (and with RPD=0), it can be followed by a Short Hardware Reset and consequently differently flagged (see Section 20.6 for details).

The start-up configurations and some system features are selected on reset sequences as described in Table 51 and Figure 33.

Table 51 describes what is the system configuration latched on PORT0 in the six different reset modes. Figure 33 summarizes the state of bits of PORTO latched in RPOH, SYSCON, BUSCONO registers.

Table 51. PORTO latched configuration for the different reset events

| X : Pin is sampled <br> -: Pin is not sampled | PORTO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\circ}{2} \\ & \underset{\sim}{2} \\ & \underset{\sim}{\infty} \end{aligned}$ |  |  | $\underset{\oplus}{\boldsymbol{\sim}}$ |  |  | $\begin{aligned} & \text { O} \\ & 0 \\ & \underline{B} \\ & \stackrel{\rightharpoonup}{0} \\ & \frac{\pi}{\mathbf{O}} \end{aligned}$ | - |
| Sample event | N <br> I <br> I <br> $\mathbf{O}$ | $\begin{aligned} & \text { O} \\ & \mathbf{I} \\ & \hline \mathbf{Q} \end{aligned}$ |  | + <br> $\vdots$ <br> I | ? <br> İ <br> I | N <br> $\mathbf{I}$ <br> $\mathbf{B}$ | $\begin{aligned} & \bar{I} \\ & \overline{\mathrm{I}} \end{aligned}$ | 몽 | - | - | $\begin{aligned} & \text { O} \\ & 0 \\ & 0 \end{aligned}$ | B | $\begin{aligned} & \text { O} \\ & \text { id } \end{aligned}$ | $\begin{aligned} & \text { Nu } \\ & \text { O} \end{aligned}$ | $\bar{i}$ | O |
| Software reset | - | - | - | X | X | X | X | X | X | X | - | - | - | - | - | - |
| Watchdog reset | - | - | - | X | X | X | X | X | X | X | - | - | - | - | - |  |
| Synchronous short hardware reset | - | - | - | X | X | X | X | X | X | X | X | X | X | X | X | X |
| Synchronous long hardware reset | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| Asynchronous hardware reset | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |
| Asynchronous power-on reset | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X |

Figure 33. PORTO bits latched into the different registers after reset


## 21 Power reduction modes

Three different power reduction modes with different levels of power reduction have been implemented in the ST10F273. In Idle mode only CPU is stopped, while peripheral still operate. In Power down mode both CPU and peripherals are stopped. In Stand-by mode the main power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) can be turned off while a portion of the internal RAM remains powered via $\mathrm{V}_{\text {STBY }}$ dedicated power pin.

Idle and Power down modes are software activated by a protected instruction and are terminated in different ways as described in the following sections.
Stand-by mode is entered simply removing $\mathrm{V}_{\mathrm{DD}}$, holding the MCU under reset state.
Note: $\quad$ All external bus actions are completed before Idle or Power down mode is entered. However, Idle or Power down mode is not entered if READY is enabled, but has not been activated (driven low for negative polarity, or driven high for positive polarity) during the last bus access.

### 21.1 Idle mode

Idle mode is entered by running IDLE protected instruction. The CPU operation is stopped and the peripherals still run.

Idle mode is terminate by any interrupt request. Whatever the interrupt is serviced or not, the instruction following the IDLE instruction will be executed after return from interrupt (RETI) instruction, then the CPU resumes the normal program.

### 21.2 Power down mode

Power down mode starts by running PWRDN protected instruction. Internal clock is stopped, all MCU parts are on hold including the watchdog timer. The only exception could be the Real Time Clock if opportunely programmed and one of the two oscillator circuits as a consequence (either the main or the 32 kHz on-chip oscillator).

When Real Time Clock module is used, when the device is in Power down mode a reference clock is needed. In this case, two possible configurations may be selected by the user application according to the desired level of power reduction:

- A 32 kHz crystal is connected to the on-chip low-power oscillator (pins XTAL3 / XTAL4) and running. In this case the main oscillator is stopped when Power down mode is entered, while the Real Time Clock continue counting using 32 kHz clock signal as reference. The presence of a running low-power oscillator is detected after the Poweron: this clock is immediately assumed (if present, or as soon as it is detected) as reference for the Real Time Clock counter and it will be maintained forever (unless specifically disabled via software).
- Only the main oscillator is running (XTAL1 / XTAL2 pins). In this case the main oscillator is not stopped when Power down is entered, and the Real Time Clock continue counting using the main oscillator clock signal as reference.
There are two different operating Power down modes: protected mode and interruptible mode.

Before entering Power down mode (by executing the instruction PWRDN), bit VREGOFF in XMISC register must be set.

Note: $\quad$ Leaving the main voltage regulator active during Power down may lead to unexpected behavior (ex: CPU wake-up) and power consumption higher than what specified.

### 21.2.1 Protected power down mode

This mode is selected when PWDCFG (bit 5) of SYSCON register is cleared. The Protected Power down mode is only activated if the $\overline{\text { NMI }}$ pin is pulled low when executing PWRDN instruction (this means that the PWRD instruction belongs to the NMI software routine). This mode is only deactivated with an external hardware reset on $\overline{\text { RSTIN }}$ pin.

### 21.2.2 Interruptible power down mode

This mode is selected when PWDCFG (bit 5) of SYSCON register is set.
The Interruptible Power down mode is only activated if all the enabled Fast External Interrupt pins are in their inactive level.

This mode is deactivated with an external reset applied to $\overline{\text { RSTIN }}$ pin or with an interrupt request applied to one of the Fast External Interrupt pins, or with an interrupt generated by the Real Time Clock, or with an interrupt generated by the activity on CAN's and I ${ }^{2} \mathrm{C}$ module interfaces. To allow the internal PLL and clock to stabilize, the $\overline{\text { RSTIN }}$ pin must be held low according the recommendations described in Chapter 20: System reset on page 79.
An external RC circuit must be connected to RPD pin, as shown in the Figure 34.
Figure 34. External RC circuitry on RPD pin


To exit Power down mode with an external interrupt, an EXxIN ( $x=7 \ldots 0$ ) pin has to be asserted for at least 40ns.

### 21.3 Stand-by mode

In Stand-by mode, it is possible to turn off the main $V_{D D}$ provided that $V_{S T B Y}$ is available through the dedicated pin of the ST10F273.

To enter Stand-by mode it is mandatory to held the device under reset: once the device is under reset, the RAM is disabled (see XRAM2EN bit of XPERCON register), and its digital interface is frozen in order to avoid any kind of data corruption.
A dedicated embedded low-power voltage regulator is implemented to generate the internal low voltage supply (about 1.65 V in Stand-by mode) to bias all those circuits that shall remain active: the portion of XRAM (16Kbytes for ST10F273), the RTC counters and 32 kHz onchip oscillator amplifier.

In normal running mode (that is when main $\mathrm{V}_{\mathrm{DD}}$ is on) the $\mathrm{V}_{\mathrm{STBY}}$ pin can be tied to $\mathrm{V}_{\mathrm{SS}}$ during reset to exercise the $\overline{E A}$ functionality associated with the same pin: the voltage supply for the circuitries which are usually biased with $\mathrm{V}_{\text {STBY }}$ (see in particular the 32 kHz oscillator used in conjunction with Real Time Clock module), is granted by the active main $V_{D D}$.

It must be noted that Stand-by mode can generate problems associated with the usage of different power supplies in CMOS systems; particular attention must be paid when the ST10F273 I/O lines are interfaced with other external CMOS integrated circuits: if $\mathrm{V}_{\mathrm{DD}}$ of ST10F273 becomes (for example in Stand-by mode) lower than the output level forced by the I/O lines of these external integrated circuits, the ST10F273 could be directly powered through the inherent diode existing on ST10F273 output driver circuitry. The same is valid for ST10F273 interfaced to active/inactive communication buses during Stand-by mode: current injection can be generated through the inherent diode.
Furthermore, the sequence of turning on/off of the different voltage could be critical for the system (not only for the ST10F273 device). The device Stand-by mode current (I $\mathrm{I}_{\text {STBY }}$ ) may vary while $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{STBY}}$ (and vice versa) transition occurs: some current flows between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {STBY }}$ pins. System noise on both $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{STBY}}$ can contribute to increase this phenomenon.

### 21.3.1 Entering stand-by mode

As already said, to enter Stand-by mode XRAM2EN bit in the XPERCON Register must be cleared: this allows to freeze immediately the RAM interface, avoiding any data corruption. As a consequence of a RESET event, the RAM Power Supply is switched to the internal low-voltage supply $\mathrm{V}_{18 \mathrm{SB}}$ (derived from $\mathrm{V}_{\text {STBY }}$ through the low-power voltage regulator). The RAM interface will remain frozen until the bit XRAM2EN is set again by software initialization routine (at next exit from main $V_{D D}$ power-on reset sequence).

Since $\mathrm{V}_{18}$ is falling down (as a consequence of $\mathrm{V}_{\mathrm{DD}}$ turning off), it can happen that the XRAM2EN bit is no longer able to guarantee its content (logic " 0 "), being the XPERCON Register powered by internal $\mathrm{V}_{18}$. This does not generate any problem, because the Standby mode switching dedicated circuit continues to confirm the RAM interface freezing, irrespective the XRAM2EN bit content; XRAM2EN bit status is considered again when internal $\mathrm{V}_{18}$ comes back over internal stand-by reference $\mathrm{V}_{18 \mathrm{SB}}$.
If internal $\mathrm{V}_{18}$ becomes lower than internal stand-by reference $\left(\mathrm{V}_{18 \mathrm{SB}}\right)$ of about 0.3 to 0.45 V with bit XRAM2EN set, the RAM Supply switching circuit is not active: in case of a temporary drop on internal $\mathrm{V}_{18}$ voltage versus internal $\mathrm{V}_{18 \mathrm{SB}}$ during normal code execution, no spurious Stand-by mode switching can occur (the RAM is not frozen and can still be accessed).
The ST10F273 Core module, generating the RAM control signals, is powered by internal $\mathrm{V}_{18}$ supply; during turning off transient these control signals follow the $\mathrm{V}_{18}$, while RAM is switched to $\mathrm{V}_{18 \mathrm{SB}}$ internal reference. It could happen that a high level of RAM write strobe from ST10F273 Core (active low signal) is low enough to be recognized as a logic "0" by the RAM interface (due to $\mathrm{V}_{18}$ lower than $\mathrm{V}_{18 \mathrm{SB}}$ ): The bus status could contain a valid address for the RAM and an unwanted data corruption could occur. For this reason, an extra interface, powered by the switched supply, is used to prevent the RAM from this kind of potential corruption mechanism.

$$
\begin{array}{ll}
\text { Warning: } & \begin{array}{l}
\text { During power-off phase, it is important that the external } \\
\\
\\
\\
\text { hardware maintains a stable ground level on } \overline{\text { RSTIN }} \text { pin, }
\end{array} \\
& \text { reset status gith with unstable power supply. }
\end{array}
$$

### 21.3.2 Exiting stand-by mode

After the system has entered the Stand-by mode, the procedure to exit this mode consists of a standard Power-on sequence, with the only difference that the RAM is already powered through $\mathrm{V}_{18 \mathrm{SB}}$ internal reference (derived from $\mathrm{V}_{\text {STBY }}$ pin external voltage).

It is recommended to held the device under RESET ( $\overline{\text { RSTIN }}$ pin forced low) until external $\mathrm{V}_{\mathrm{DD}}$ voltage pin is stable. Even though, at the very beginning of the power-on phase, the device is maintained under reset by the internal low voltage detector circuit (implemented inside the main voltage regulator) till the internal $\mathrm{V}_{18}$ becomes higher than about 1.0 V , there is no warranty that the device stays under reset status if RSTIN is at high level during power ramp up. So, it is important the external hardware is able to guarantee a stable ground level on RSTIN along the power-on phase, without any temporary glitch.
The external hardware shall be responsible to drive low the $\overline{R S T I N}$ pin until the $V_{D D}$ is stable, even though the internal LVD is active.

Once the internal Reset signal goes low, the RAM (still frozen) power supply is switched to the main $\mathrm{V}_{18}$.

At this time, everything becomes stable, and the execution of the initialization routines can start: XRAM2EN bit can be set, enabling the RAM.

### 21.3.3 Real time clock and stand-by mode

When Stand-by mode is entered (turning off the main supply $\mathrm{V}_{\mathrm{DD}}$ ), the Real Time Clock counting can be maintained running in case the on-chip 32 kHz oscillator is used to provide the reference to the counter. This is not possible if the main oscillator is used as reference for the counter: Being the main oscillator powered by $\mathrm{V}_{\mathrm{DD}}$, once this is switched off, the oscillator is stopped.

### 21.3.4 Power reduction modes summary

In the following Table 52: Power reduction modes summary, a summary of the different Power reduction modes is reported.

Table 52. Power reduction modes summary

| Mode | ৪ | $\begin{aligned} & \text { z } \\ & \frac{0}{6} \\ & > \end{aligned}$ | $\begin{aligned} & \overrightarrow{0} \\ & \mathbf{0} \end{aligned}$ |  | $\frac{\mathrm{O}}{\mathrm{E}}$ | $\begin{aligned} & \text { U } \\ & 0 \\ & 0 \\ & \text { C } \\ & \text { N } \end{aligned}$ | $\begin{aligned} & \text { U } \\ & 0 \\ & O \\ & N \\ & N \\ & \\ & \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Idle | on | on | off | On | off | run | off | biased | biased |
|  | On | on | off | On | On | run | On | biased | biased |
| Power down | On | on | off | off | off | off | off | biased | biased |
|  | on | on | off | off | on | on | off | biased | biased |
|  | on | on | off | off | on | off | on | biased | biased |
| Stand-by | off | on | off | off | off | off | off | biased | off |
|  | off | on | off | off | on | off | on | biased | off |

## 22 Programmable output clock divider

A specific register mapped on the XBUS allows to choose the division factor on the CLKOUT signal (P3.15). This register is mapped on X-Miscellaneous memory address range.

When CLKOUT function is enabled by setting bit CLKEN of register SYSCON, by default the CPU clock is output on P3.15. Setting bit XMISCEN of register XPERCON and bit XPEN of register SYSCON, it is possible to program the clock prescaling factor: in this way on P3.15 a prescaled value of the CPU clock can be output.

When CLKOUT function is not enabled (bit CLKEN of register SYSCON cleared), P3.15 does not output any clock signal, even though XCLKOUTDIV register is programmed.

## 23 Register set

This section summarizes all registers implemented in the ST10F273, ordered by name.

### 23.1 Special function registers

The following table lists all SFRs which are implemented in the ST10F273 in alphabetical order.

Bit-addressable SFRs are marked with the letter "b" in column "Name".
SFRs within the Extended SFR-Space (ESFRs) are marked with the letter "E" in column "Physical Address".

Table 53. List of special function registers

| Name |  | Physical address | 8-bit address | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADCIC | b | FF98h | CCh | A/D converter end of conversion interrupt control register | - - 00h |
| ADCON | b | FFAOh | DOh | A/D converter control register | 0000h |
| ADDAT |  | FEAOh | 50h | A/D converter result register | 0000h |
| ADDAT2 |  | FOAOh E | 50h | A/D converter 2 result register | 0000h |
| ADDRSEL1 |  | FE18h | OCh | Address select register 1 | 0000h |
| ADDRSEL2 |  | FE1Ah | ODh | Address select register 2 | 0000h |
| ADDRSEL3 |  | FE1Ch | OEh | Address select register 3 | 0000h |
| ADDRSEL4 |  | FE1Eh | OFh | Address select register 4 | 0000h |
| ADEIC | b | FF9Ah | CDh | A/D converter overrun error interrupt control register | - - 00h |
| BUSCONO | b | FFOCh | 86h | Bus configuration register 0 | 0xx0h |
| BUSCON1 | b | FF14h | 8Ah | Bus configuration register 1 | 0000h |
| BUSCON2 | b | FF16h | 8Bh | Bus configuration register 2 | 0000h |
| BUSCON3 | b | FF18h | 8Ch | Bus configuration register 3 | 0000h |
| BUSCON4 | b | FF1Ah | 8Dh | Bus configuration register 4 | 0000h |
| CAPREL |  | FE4Ah | 25h | GPT2 capture/reload register | 0000h |
| CC0 |  | FE80h | 40h | CAPCOM register 0 | 0000h |
| CCOIC | b | FF78h | BCh | CAPCOM register 0 interrupt control register | - - 00h |
| CC1 |  | FE82h | 41h | CAPCOM register 1 | 0000h |
| CC1IC | b | FF7Ah | BDh | CAPCOM register 1 interrupt control register | - - 00h |
| CC2 |  | FE84h | 42h | CAPCOM register 2 | 0000h |
| CC2IC | b | FF7Ch | BEh | CAPCOM register 2 interrupt control register | - - 00h |
| CC3 |  | FE86h | 43h | CAPCOM register 3 | 0000h |
| CC3IC | b | FF7Eh | BFh | CAPCOM register 3 interrupt control register | - - 00h |

Table 53. List of special function registers (continued)


Table 53. List of special function registers (continued)

| Name |  | Physical address |  | 8-bit address | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC21 |  | FE6Ah |  | 35h | CAPCOM register 21 | 0000h |
| CC21IC | b | F16Ah | E | B5h | CAPCOM register 21 interrupt control register | - - 00h |
| CC22 |  | FE6Ch |  | 36h | CAPCOM register 22 | 0000h |
| CC22IC | b | F16Ch | E | B6h | CAPCOM register 22 interrupt control register | - - 00h |
| CC23 |  | FE6Eh |  | 37h | CAPCOM register 23 | 0000h |
| CC23IC | b | F16Eh | E | B7h | CAPCOM register 23 interrupt control register | - - 00h |
| CC24 |  | FE70h |  | 38h | CAPCOM register 24 | 0000h |
| CC24IC | b | F170h | E | B8h | CAPCOM register 24 interrupt control register | - - 00h |
| CC25 |  | FE72h |  | 39h | CAPCOM register 25 | 0000h |
| CC25IC | b | F172h | E | B9h | CAPCOM register 25 interrupt control register | - - 00h |
| CC26 |  | FE74h |  | 3Ah | CAPCOM register 26 | 0000h |
| CC26IC | b | F174h | E | BAh | CAPCOM register 26 interrupt control register | - - 00h |
| CC27 |  | FE76h |  | 3Bh | CAPCOM register 27 | 0000h |
| CC27IC | b | F176h | E | BBh | CAPCOM register 27 interrupt control register | - - 00h |
| CC28 |  | FE78h |  | 3Ch | CAPCOM register 28 | 0000h |
| CC28IC | b | F178h | E | BCh | CAPCOM register 28 interrupt control register | - - 00h |
| CC29 |  | FE7Ah |  | 3Dh | CAPCOM register 29 | 0000h |
| CC29IC | b | F184h | E | C2h | CAPCOM register 29 interrupt control register | - - 00h |
| CC30 |  | FE7Ch |  | 3Eh | CAPCOM register 30 | 0000h |
| CC30IC | b | F18Ch | E | C6h | CAPCOM register 30 interrupt control register | - - 00h |
| CC31 |  | FE7Eh |  | 3Fh | CAPCOM register 31 | 0000h |
| CC31IC | b | F194h | E | CAh | CAPCOM register 31 interrupt control register | - - 00h |
| CCM0 | b | FF52h |  | A9h | CAPCOM Mode Control register 0 | 0000h |
| CCM1 | b | FF54h |  | AAh | CAPCOM Mode Control register 1 | 0000h |
| CCM2 | b | FF56h |  | ABh | CAPCOM Mode Control register 2 | 0000h |
| ССМ3 | b | FF58h |  | ACh | CAPCOM mode Control register 3 | 0000h |
| CCM4 | b | FF22h |  | 91h | CAPCOM Mode Control register 4 | 0000h |
| CCM5 | b | FF24h |  | 92h | CAPCOM Mode Control register 5 | 0000h |
| CCM6 | b | FF26h |  | 93h | CAPCOM Mode Control register 6 | 0000h |
| CCM7 | b | FF28h |  | 94h | CAPCOM Mode Control register 7 | 0000h |
| CP |  | FE10h |  | 08h | CPU Context Pointer register | FCOOh |
| CRIC | b | FF6Ah |  | B5h | GPT2 CAPREL interrupt control register | - - 00h |
| CSP |  | FE08h |  | 04h | CPU Code Segment Pointer register (read only) | 0000h |
| DPOL | b | F100h | E | 80h | POL direction control register | --00h |

Table 53. List of special function registers (continued)

| Name |  | Physical address |  | 8-bit address | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DPOH | b | F102h | E | 81h | POh direction control register | - - 00h |
| DP1L | b | F104h | E | 82h | P1L direction control register | - - 00h |
| DP1H | b | F106h | E | 83h | P1h direction control register | - - 00h |
| DP2 | b | FFC2h |  | E1h | Port 2 direction control register | 0000h |
| DP3 | b | FFC6h |  | E3h | Port 3 direction control register | 0000h |
| DP4 | b | FFCAh |  | E5h | Port 4 direction control register | - - 00h |
| DP6 | b | FFCEh |  | E7h | Port 6 direction control register | - - 00h |
| DP7 | b | FFD2h |  | E9h | Port 7 direction control register | - - 00h |
| DP8 | b | FFD6h |  | EBh | Port 8 direction control register | - - 00h |
| DPP0 |  | FE00h |  | 00h | CPU data page pointer 0 register (10-bit) | 0000h |
| DPP1 |  | FE02h |  | 01h | CPU data page pointer 1 register (10-bit) | 0001h |
| DPP2 |  | FE04h |  | 02h | CPU data page pointer 2 register (10-bit) | 0002h |
| DPP3 |  | FE06h |  | 03h | CPU data page pointer 3 register (10-bit) | 0003h |
| EMUCON |  | FEOAh |  | 05h | Emulation control register | - - XXh |
| EXICON | b | F1C0h | E | EOh | External interrupt control register | 0000h |
| EXISEL | b | F1DAh | E | EDh | External interrupt source selection register | 0000h |
| IDCHIP |  | F07Ch | E | 3Eh | Device identifier register ( n is the device revision) | 114nh |
| IDMANUF |  | F07Eh | E | 3Fh | Manufacturer identifier register | 0403h |
| IDMEM |  | F07Ah | E | 3Dh | On-chip memory identifier register | 30DOh |
| IDPROG |  | F078h | E | 3Ch | Programming voltage identifier register | 0040h |
| IDX0 | b | FF08h |  | 84h | MAC unit address pointer 0 | 0000h |
| IDX1 | b | FFOAh |  | 85h | MAC unit address pointer 1 | 0000h |
| MAH |  | FE5Eh |  | 2Fh | MAC unit accumulator - high word | 0000h |
| MAL |  | FE5Ch |  | 2Eh | MAC unit accumulator - low word | 0000h |
| MCW | b | FFDCh |  | EEh | MAC unit control word | 0000h |
| MDC | b | FFOEh |  | 87h | CPU multiply divide control register | 0000h |
| MDH |  | FE0Ch |  | 06h | CPU multiply divide register - high word | 0000h |
| MDL |  | FEOEh |  | 07h | CPU multiply divide register - low word | 0000h |
| MRW | b | FFDAh |  | EDh | MAC unit repeat word | 0000h |
| MSW | b | FFDEh |  | EFh | MAC unit status word | 0200h |
| ODP2 | b | F1C2h | E | E1h | Port 2 open drain control register | 0000h |
| ODP3 | b | F1C6h | E | E3h | Port 3 open drain control register | 0000h |
| ODP4 | b | F1CAh | E | E5h | Port 4 open drain control register | - - 00h |
| ODP6 | b | F1CEh | E | E7h | Port 6 open drain control register | - - 00h |

Table 53. List of special function registers (continued)

| Name |  | Physical address |  | 8-bit address | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ODP7 | b | F1D2h | E | E9h | Port 7 open drain control register | - - 00h |
| ODP8 | b | F1D6h | E | EBh | Port 8 open drain control register | - - 00h |
| ONES | b | FF1Eh |  | 8Fh | Constant value 1's register (read only) | FFFFh |
| POL | b | FF00h |  | 80h | PORT0 low register (lower half of PORT0) | - 00h |
| POH | b | FF02h |  | 81h | PORT0 high register (upper half of PORT0) | - - 00h |
| P1L | b | FF04h |  | 82h | PORT1 low register (lower half of PORT1) | - - 00h |
| P1H | b | FF06h |  | 83h | PORT1 high register (upper half of PORT1) | - - 00h |
| P2 | b | FFCOh |  | EOh | Port 2 register | 0000h |
| P3 | b | FFC4h |  | E2h | Port 3 register | 0000h |
| P4 | b | FFC8h |  | E4h | Port 4 register (8-bit) | - - 00h |
| P5 | b | FFA2h |  | D1h | Port 5 register (read only) | XXXXh |
| P6 | b | FFCCh |  | E6h | Port 6 register (8-bit) | - -00h |
| P7 | b | FFDOh |  | E8h | Port 7 register (8-bit) | - - 00h |
| P8 | b | FFD4h |  | EAh | Port 8 register (8-bit) | - - 00h |
| P5DIDIS | b | FFA4h |  | D2h | Port 5 digital disable register | 0000h |
| PECC0 |  | FECOh |  | 60h | PEC channel 0 control register | 0000h |
| PECC1 |  | FEC2h |  | 61h | PEC channel 1 control register | 0000h |
| PECC2 |  | FEC4h |  | 62h | PEC channel 2 control register | 0000h |
| PECC3 |  | FEC6h |  | 63h | PEC channel 3 control register | 0000h |
| PECC4 |  | FEC8h |  | 64h | PEC channel 4 control register | 0000h |
| PECC5 |  | FECAh |  | 65h | PEC channel 5 control register | 0000h |
| PECC6 |  | FECCh |  | 66h | PEC channel 6 control register | 0000h |
| PECC7 |  | FECEh |  | 67h | PEC channel 7 control register | 0000h |
| PICON | b | F1C4h | E | E2h | Port input threshold control register | - - 00h |
| PP0 |  | F038h | E | 1Ch | PWM module period register 0 | 0000h |
| PP1 |  | F03Ah | E | 1Dh | PWM module period register 1 | 0000h |
| PP2 |  | F03Ch | E | 1Eh | PWM module period register 2 | 0000h |
| PP3 |  | F03Eh | E | 1Fh | PWM module period register 3 | 0000h |
| PSW | b | FF10h |  | 88h | CPU program status word | 0000h |
| PT0 |  | F030h | E | 18h | PWM module up/down counter 0 | 0000h |
| PT1 |  | F032h | E | 19h | PWM module up/down counter 1 | 0000h |
| PT2 |  | F034h | E | 1Ah | PWM module up/down counter 2 | 0000h |
| PT3 |  | F036h | E | 1Bh | PWM module up/down counter 3 | 0000h |
| PW0 |  | FE30h |  | 18h | PWM module pulse width register 0 | 0000h |

Table 53. List of special function registers (continued)

| Name | Physical address |  | $\begin{gathered} \text { 8-bit } \\ \text { address } \end{gathered}$ | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PW1 | FE32h |  | 19h | PWM module pulse width register 1 | 0000h |
| PW2 | FE34h |  | 1Ah | PWM module pulse width register 2 | 0000h |
| PW3 | FE36h |  | 1Bh | PWM module pulse width register 3 | 0000h |
| PWMCONO b | FF30h |  | 98h | PWM module control register 0 | 0000h |
| PWMCON1 b | FF32h |  | 99h | PWM module control register 1 | 0000h |
| PWMIC b | F17Eh | E | BFh | PWM module interrupt control register | - - 00h |
| QRO | F004h | E | 02h | MAC unit offset register r0 | 0000h |
| QR1 | F006h | E | 03h | MAC unit offset register R1 | 0000h |
| QX0 | F000h | E | 00h | MAC unit offset register X0 | 0000h |
| QX1 | F002h | E | 01h | MAC unit offset register X1 | 0000h |
| RPOH b | F108h | E | 84h | System start-up configuration register (read only) | - - XXh |
| SOBG | FEB4h |  | 5Ah | Serial channel 0 baud rate generator reload register | 0000h |
| SOCON b | FFB0h |  | D8h | Serial channel 0 control register | 0000h |
| SOEIC b | FF70h |  | B8h | Serial channel 0 error interrupt control register | - - 00h |
| SORBUF | FEB2h |  | 59h | Serial channel 0 receive buffer register (read only) | - - XXh |
| SORIC b | FF6Eh |  | B7h | Serial channel 0 receive interrupt control register | - - 00h |
| SOTBIC b | F19Ch | E | CEh | Serial channel 0 transmit buffer interrupt control reg. | - - 00h |
| SOTBUF | FEBOh |  | 58h | Serial channel 0 transmit buffer register (write only) | 0000h |
| SOTIC b | FF6Ch |  | B6h | Serial channel 0 transmit interrupt control register | - - 00h |
| SP | FE12h |  | 09h | CPU system stack pointer register | FC00h |
| SSCBR | FOB4h | E | 5Ah | SSC Baud rate register | 0000h |
| SSCCON b | FFB2h |  | D9h | SSC control register | 0000h |
| SSCEIC b | FF76h |  | BBh | SSC error interrupt control register | - - 00h |
| SSCRB | F0B2h | E | 59h | SSC receive buffer (read only) | XXXXh |
| SSCRIC b | FF74h |  | BAh | SSC receive interrupt control register | - - 00h |
| SSCTB | FOBOh | E | 58h | SSC transmit buffer (write only) | 0000h |
| SSCTIC b | FF72h |  | B9h | SSC transmit interrupt control register | - - 00h |
| STKOV | FE14h |  | OAh | CPU stack overflow pointer register | FAOOh |
| STKUN | FE16h |  | OBh | CPU stack underflow pointer register | FCOOh |
| SYSCON b | FF12h |  | 89h | CPU system configuration register | $0 \mathrm{xxOh}{ }^{1)}$ |
| T0 | FE50h |  | 28h | CAPCOM timer 0 register | 0000h |
| T01CON b | FF50h |  | A8h | CAPCOM timer 0 and timer 1 control register | 0000h |
| TOIC b | FF9Ch |  | CEh | CAPCOM timer 0 interrupt control register | - - 00h |
| TOREL | FE54h |  | 2Ah | CAPCOM timer 0 reload register | 0000h |

Table 53. List of special function registers (continued)

| Name |  | Physical address |  | 8-bit address | Description | Reset value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1 |  | FE52h |  | 29h | CAPCOM timer 1 register | 0000h |
| T1IC | b | FF9Eh |  | CFh | CAPCOM timer 1 interrupt control register | - - 00h |
| T1REL |  | FE56h |  | 2Bh | CAPCOM timer 1 reload register | 0000h |
| T2 |  | FE40h |  | 20h | GPT1 timer 2 register | 0000h |
| T2CON | b | FF40h |  | AOh | GPT1 timer 2 control register | 0000h |
| T2IC | b | FF60h |  | B0h | GPT1 timer 2 interrupt control register | - - 00h |
| T3 |  | FE42h |  | 21h | GPT1 timer 3 register | 0000h |
| T3CON | b | FF42h |  | A1h | GPT1 timer 3 control register | 0000h |
| T3IC | b | FF62h |  | B1h | GPT1 timer 3 interrupt control register | - - 00h |
| T4 |  | FE44h |  | 22h | GPT1 timer 4 register | 0000h |
| T4CON | b | FF44h |  | A2h | GPT1 timer 4 control register | 0000h |
| T4IC | b | FF64h |  | B2h | GPT1 timer 4 interrupt control register | - - 00h |
| T5 |  | FE46h |  | 23h | GPT2 timer 5 register | 0000h |
| T5CON | b | FF46h |  | A3h | GPT2 timer 5 control register | 0000h |
| T5IC | b | FF66h |  | B3h | GPT2 timer 5 interrupt control register | - - 00h |
| T6 |  | FE48h |  | 24h | GPT2 timer 6 register | 0000h |
| T6CON | b | FF48h |  | A4h | GPT2 timer 6 control register | 0000h |
| T6IC | b | FF68h |  | B4h | GPT2 timer 6 interrupt control register | - - 00h |
| T7 |  | F050h | E | 28h | CAPCOM timer 7 register | 0000h |
| T78CON | b | FF20h |  | 90h | CAPCOM timer 7 and 8 control register | 0000h |
| T7IC | b | F17Ah | E | BDh | CAPCOM timer 7 interrupt control register | - - 00h |
| T7REL |  | F054h | E | 2Ah | CAPCOM timer 7 reload register | 0000h |
| T8 |  | F052h | E | 29h | CAPCOM timer 8 register | 0000h |
| T8IC | b | F17Ch | E | BEh | CAPCOM timer 8 interrupt control register | - - 00h |
| T8REL |  | F056h | E | 2Bh | CAPCOM timer 8 reload register | 0000h |
| TFR | b | FFACh |  | D6h | Trap Flag register | 0000h |
| WDT |  | FEAEh |  | 57h | Watchdog timer register (read only) | 0000h |
| WDTCON | b | FFAEh |  | D7h | Watchdog timer control register | $00 x x^{2)}$ |
| XADRS3 |  | F01Ch | E | 0Eh | XPER address select register 3 | 800Bh |
| XPOIC | b | F186h | E | C3h | See Section 9.1 | - -00h ${ }^{3)}$ |
| XP1IC | b | F18Eh | E | C7h | See Section 9.1 | - -00h ${ }^{3)}$ |
| XP2IC | b | F196h | E | CBh | See Section 9.1 | - -00h ${ }^{3)}$ |
| XP3IC | b | F19Eh | E | CFh | See Section 9.1 | - -00h ${ }^{3}$ |

Table 53. List of special function registers (continued)

| Name | Physical <br> address |  | 8-bit <br> address | Description |
| :--- | :--- | :---: | :--- | :---: |
| Reset |  |  |  |  |
| value |  |  |  |  |$|$

Note: 1. The system configuration is selected during reset. SYSCON reset value is 0000 0xx0 x000 0000b.
2. Reset Value depends on different triggered reset event.
3. The XPnIC Interrupt Control Registers control interrupt requests from integrated $X$-Bus peripherals. Some software controlled interrupt requests may be generated by setting the XPnIR bits (of XPnIC register) of the unused X-Peripheral nodes.

### 23.2 X-registers

The following table lists all X-Bus registers which are implemented in the ST10F273 ordered by their name. The FLASH control registers are listed in a separate section, in spite of they also are physically mapped on X-Bus memory space. Note that all X-Registers are not bitaddressable.

Table 54. List of XBus registers

| Name | Physical <br> address | Description | Reset value |
| :--- | :--- | :--- | :--- |
| CAN1BRPER | EF0Ch | CAN1: BRP extension register | 0000 h |
| CAN1BTR | EF06h | CAN1: Bit timing register | 2301 h |
| CAN1CR | EF00h | CAN1: CAN control register | 0001 h |
| CAN1EC | EF04h | CAN1: error counter | 0000 h |
| CAN1IF1A1 | EF18h | CAN1: IF1 arbitration 1 | 0000 h |
| CAN1IF1A2 | EF1Ah | CAN1: IF1 arbitration 2 | 0000 h |
| CAN1IF1CM | EF12h | CAN1: IF1 command mask | 0000 h |
| CAN1IF1CR | EF10h | CAN1: IF1 command request | 0001 h |
| CAN1IF1DA1 | EF1Eh | CAN1: IF1 data A 1 | 0000 h |
| CAN1IF1DA2 | EF20h | CAN1: IF1 data A 2 | 0000 h |
| CAN1IF1DB1 | EF22h | CAN1: IF1 data B 1 | 0000 h |
| CAN1IF1DB2 | EF24h | CAN1: IF1 data B 2 | 0000 h |
| CAN1IF1M1 | EF14h | CAN1: IF1 mask 1 | FFFFh |
| CAN1IF1M2 | EF16h | CAN1: IF1 mask 2 | FFFFh |
| CAN1IF1MC | EF1Ch | CAN1: IF1 message control | $0000 h$ |
| CAN1IF2A1 | EF48h | CAN1: IF2 arbitration 1 | $0000 h$ |
| CAN1IF2A2 | EF4Ah | CAN1: IF2 arbitration 2 | $0000 h$ |
| CAN1IF2CM | EF42h | CAN1: IF2 command mask | $0000 h$ |

Table 54. List of XBus registers (continued)

| Name | Physical address | Description | Reset value |
| :---: | :---: | :---: | :---: |
| CAN1IF2CR | EF40h | CAN1: IF2 command request | 0001h |
| CAN1IF2DA1 | EF4Eh | CAN1: IF2 data A 1 | 0000h |
| CAN1IF2DA2 | EF50h | CAN1: IF2 data A 2 | 0000h |
| CAN1IF2DB1 | EF52h | CAN1: IF2 data B 1 | 0000h |
| CAN1IF2DB2 | EF54h | CAN1: IF2 data B 2 | 0000h |
| CAN1IF2M1 | EF44h | CAN1: IF2 Mask 1 | FFFFh |
| CAN1IF2M2 | EF46h | CAN1: IF2 mask 2 | FFFFh |
| CAN1IF2MC | EF4Ch | CAN1: IF2 message control | 0000h |
| CAN1IP1 | EFAOh | CAN1: interrupt pending 1 | 0000h |
| CAN1IP2 | EFA2h | CAN1: interrupt pending 2 | 0000h |
| CAN1IR | EF08h | CAN1: interrupt register | 0000h |
| CAN1MV1 | EFBOh | CAN1: message valid 1 | 0000h |
| CAN1MV2 | EFB2h | CAN1: message valid 2 | 0000h |
| CAN1ND1 | EF90h | CAN1: new data 1 | 0000h |
| CAN1ND2 | EF92h | CAN1: new data 2 | 0000h |
| CAN1SR | EF02h | CAN1: status register | 0000h |
| CAN1TR | EFOAh | CAN1: test register | 00x0h |
| CAN1TR1 | EF80h | CAN1: transmission request 1 | 0000h |
| CAN1TR2 | EF82h | CAN1: transmission request 2 | 0000h |
| CAN2BRPER | EEOCh | CAN2: BRP extension register | 0000h |
| CAN2BTR | EE06h | CAN2: bit timing register | 2301h |
| CAN2CR | EE00h | CAN2: CAN control register | 0001h |
| CAN2EC | EE04h | CAN2: error counter | 0000h |
| CAN2IF1A1 | EE18h | CAN2: IF1 arbitration 1 | 0000h |
| CAN2IF1A2 | EE1Ah | CAN2: IF1 arbitration 2 | 0000h |
| CAN2IF1CM | EE12h | CAN2: IF1 command mask | 0000h |
| CAN2IF1CR | EE10h | CAN2: IF1 command request | 0001h |
| CAN2IF1DA1 | EE1Eh | CAN2: IF1 data A 1 | 0000h |
| CAN2IF1DA2 | EE20h | CAN2: IF1 data A 2 | 0000h |
| CAN2IF1DB1 | EE22h | CAN2: IF1 data B 1 | 0000h |
| CAN2IF1DB2 | EE24h | CAN2: IF1 data B 2 | 0000h |
| CAN2IF1M1 | EE14h | CAN2: IF1 mask 1 | FFFFh |
| CAN2IF1M2 | EE16h | CAN2: IF1 mask 2 | FFFFh |
| CAN2IF1MC | EE1Ch | CAN2: IF1 message control | 0000h |

Table 54. List of XBus registers (continued)

| Name | Physical address | Description | Reset value |
| :---: | :---: | :---: | :---: |
| CAN2IF2A1 | EE48h | CAN2: IF2 arbitration 1 | 0000h |
| CAN2IF2A2 | EE4Ah | CAN2: IF2 arbitration 2 | 0000h |
| CAN2IF2CM | EE42h | CAN2: IF2 command mask | 0000h |
| CAN2IF2CR | EE40h | CAN2: IF2 command request | 0001h |
| CAN2IF2DA1 | EE4Eh | CAN2: IF2 data A 1 | 0000h |
| CAN2IF2DA2 | EE50h | CAN2: IF2 data A 2 | 0000h |
| CAN2IF2DB1 | EE52h | CAN2: IF2 data B 1 | 0000h |
| CAN2IF2DB2 | EE54h | CAN2: IF2 data B 2 | 0000h |
| CAN2IF2M1 | EE44h | CAN2: IF2 mask 1 | FFFFh |
| CAN2IF2M2 | EE46h | CAN2: IF2 mask 2 | FFFFh |
| CAN2IF2MC | EE4Ch | CAN2: IF2 message control | 0000h |
| CAN2IP1 | EEAOh | CAN2: interrupt pending 1 | 0000h |
| CAN2IP2 | EEA2h | CAN2: interrupt pending 2 | 0000h |
| CAN2IR | EE08h | CAN2: interrupt register | 0000h |
| CAN2MV1 | EEBOh | CAN2: message valid 1 | 0000h |
| CAN2MV2 | EEB2h | CAN2: message valid 2 | 0000h |
| CAN2ND1 | EE90h | CAN2: new data 1 | 0000h |
| CAN2ND2 | EE92h | CAN2: new data 2 | 0000h |
| CAN2SR | EE02h | CAN2: status register | 0000h |
| CAN2TR | EE0Ah | CAN2: test register | 00x0h |
| CAN2TR1 | EE80h | CAN2: transmission request 1 | 0000h |
| CAN2TR2 | EE82h | CAN2: Transmission request 2 | 0000h |
| I2CCCR1 | EA06h | I2C clock control register 1 | 0000h |
| I2CCCR2 | EAOEh | I2C clock control register 2 | 0000h |
| I2CCR | EAOOh | I2C control register | 0000h |
| I2CDR | EAOCh | I2C data register | 0000h |
| I2COAR1 | EA08h | I2C own address register 1 | 0000h |
| I2COAR2 | EAOAh | I2C own address register 2 | 0000h |
| I2CSR1 | EA02h | I2C status register 1 | 0000h |
| I2CSR2 | EA04h | I2C status register 2 | 0000h |
| RTCAH | ED14h | RTC alarm register high byte | XXXXh |
| RTCAL | ED12h | RTC alarm register low byte | XXXXh |
| RTCCON | ED00H | RTC control register | 000Xh |
| RTCDH | EDOCh | RTC divider counter high byte | XXXXh |

Table 54. List of XBus registers (continued)

| Name | Physical address | Description | Reset value |
| :---: | :---: | :---: | :---: |
| RTCDL | EDOAh | RTC divider counter low byte | XXXXh |
| RTCH | ED10h | RTC programmable counter high byte | XXXXh |
| RTCL | EDOEh | RTC programmable counter low byte | XXXXh |
| RTCPH | ED08h | RTC prescaler register high byte | XXXXh |
| RTCPL | ED06h | RTC prescaler register low byte | XXXXh |
| XCLKOUTDIV | EB02h | CLKOUT divider control register | - - 00h |
| XEMUO | EB76h | XBUS emulation register 0 (write only) | XXXXh |
| XEMU1 | EB78h | XBUS emulation register 1 (write only) | XXXXh |
| XEMU2 | EB7Ah | XBUS emulation register 2 (write only) | XXXXh |
| XEMU3 | EB7Ch | XBUS emulation register 3 (write only) | XXXXh |
| XIROCLR | EB14h | X-Interrupt 0 clear register (write only) | 0000h |
| XIROSEL | EB10h | X-Interrupt 0 selection register | 0000h |
| XIROSET | EB12h | X-Interrupt 0 set register (write only) | 0000h |
| XIR1CLR | EB24h | X-Interrupt 1 clear register (write only) | 0000h |
| XIR1SEL | EB20h | X-Interrupt 1 selection register | 0000h |
| XIR1SET | EB22h | X-Interrupt 1 set register (write only) | 0000h |
| XIR2CLR | EB34h | X-Interrupt 2 clear register (write only) | 0000h |
| XIR2SEL | EB30h | X-Interrupt 2 selection register | 0000h |
| XIR2SET | EB32h | X-Interrupt 2 set register (write only) | 0000h |
| XIR3CLR | EB44h | X-Interrupt 3 clear selection register (write only) | 0000h |
| XIR3SEL | EB40h | X-Interrupt 3 selection register | 0000h |
| XIR3SET | EB42h | X-Interrupt 3 set selection register (write only) | 0000h |
| XMISC | EB46h | XBUS miscellaneous features register | 0000h |
| XP1DIDIS | EB36h | Port 1 digital disable register | 0000h |
| XPEREMU | EB7Eh | XPERCON copy for emulation (write only) | XXXXh |
| XPICON | EB26h | Extended port input threshold control register | - - 00h |
| XPOLAR | EC04h | XPWM module channel polarity register | 0000h |
| XPP0 | EC20h | XPWM module period register 0 | 0000h |
| XPP1 | EC22h | XPWM module period register 1 | 0000h |
| XPP2 | EC24h | XPWM module period register 2 | 0000h |
| XPP3 | EC26h | XPWM module period register 3 | 0000h |
| XPT0 | EC10h | XPWM module up/down counter 0 | 0000h |
| XPT1 | EC12h | XPWM module up/down counter 1 | 0000h |
| XPT2 | EC14h | XPWM module up/down counter 2 | 0000h |

Table 54. List of XBus registers (continued)

| Name | Physical address | Description | Reset value |
| :---: | :---: | :---: | :---: |
| ХРT3 | EC16h | XPWM module up/down counter 3 | 0000h |
| XPW0 | EC30h | XPWM module pulse width register 0 | 0000h |
| XPW1 | EC32h | XPWM module pulse width register 1 | 0000h |
| XPW2 | EC34h | XPWM module pulse width register 2 | 0000h |
| XPW3 | EC36h | XPWM module pulse width register 3 | 0000h |
| XPWMCONO | EC00h | XPWM module control register 0 | 0000h |
| XPWMCONOC LR | EC08h | XPWM module clear control reg. 0 (write only) | 0000h |
| XPWMCONOS ET | EC06h | XPWM module set control register 0 (write only) | 0000h |
| XPWMCON1 | EC02h | XPWM module control register 1 | 0000h |
| XPWMCON1C LR | EC0Ch | XPWM module clear control reg. 0 (write only) | 0000h |
| XPWMCON1S ET | ECOAh | XPWM module set control register 0 (write only) | 0000h |
| XPWMPORT | EC80h | XPWM module port control register | 0000h |
| XS1BG | E906h | XASC Baud rate generator reload register | 0000h |
| XS1CON | E900h | XASC control register | 0000h |
| XS1CONCLR | E904h | XASC clear control register (write only) | 0000h |
| XS1CONSET | E902h | XASC set control register (write only) | 0000h |
| XS1PORT | E980h | XASC port control register | 0000h |
| XS1RBUF | E90Ah | XASC receive buffer register | 0000h |
| XS1TBUF | E908h | XASC transmit buffer register | 0000h |
| XSSCBR | E80Ah | XSSC Baud rate register | 0000h |
| XSSCCON | E800h | XSSC control register | 0000h |
| $\begin{aligned} & \text { XSSCCONCL } \\ & \text { R } \end{aligned}$ | E804h | XSSC clear control register (write only) | 0000h |
| $\begin{aligned} & \text { XSSCCONSE } \\ & \mathrm{T} \end{aligned}$ | E802h | XSSC set control register (write only) | 0000h |
| XSSCPORT | E880h | XSSC port control register | 0000h |
| XSSCRB | E808h | XSSC receive buffer | XXXXh |
| XSSCTB | E806h | XSSC transmit buffer | 0000h |

### 23.3 Flash registers ordered by name

The following table lists all Flash Control Registers which are implemented in the ST10F273 ordered by their name. These registers are physically mapped on the IBus, except for XFVTAUR0, which is mapped on XBus. Note that these registers are not bit-addressable.

Table 55. List of flash registers

| Name | Physical address | Description | Reset value |
| :---: | :---: | :---: | :---: |
| FARH | 0x000E 0012 | Flash address register - high | 0000h |
| FARL | 0x000E 0010 | Flash address register - low | 0000h |
| FCROH | 0x000E 0002 | Flash control register 0 - high | 0000h |
| FCROL | 0x000E 0000 | Flash control register 0-low | 0000h |
| FCR1H | 0x000E 0006 | Flash control register 1 - high | 0000h |
| FCR1L | 0x000E 0004 | Flash control register 1 - low | 0000h |
| FDROH | 0x000E 000A | Flash data register 0 - high | FFFFh |
| FDROL | 0x000E 0008 | Flash data register 0 - low | FFFFh |
| FDR1H | 0x000E 000E | Flash data register 1 - high | FFFFh |
| FDR1L | 0x000E 000C | Flash data register 1 - low | FFFFh |
| FER | 0x000E 0014 | Flash error register | 0000h |
| FNVAPR0 | 0x000E DFB8 | Flash non volatile access protection reg. 0 | ACFFh |
| FNVAPR1H | 0x000E DFBE | Flash non volatile access protection reg. 1 - high | FFFFh |
| FNVAPR1L | 0x000E DFBC | Flash non volatile access protection reg. 1 - low | FFFFh |
| FNVWPIRH | 0x000E DFB6 | Flash non volatile protection i register high | FFFFh |
| FNVWPIRL | 0x000E DFB4 | Flash non volatile protection i register low | FFFFh |

### 23.4 Identification registers

The ST10F273 have four Identification registers, mapped in ESFR space. These registers contain:

- A manufacturer identifier
- A chip identifier with its revision
- A internal Flash and size identifier
- Programming voltage description

Note: The ST10F273 device is a commercial version based on the ST10F276E silicon, the identification registers provide the values corresponding to the ST10F276E device.

| IDMANUF (F07Eh / 3Fh) |  |  |  |  |  |  | ESFR |  |  |  |  | Reset Value: 0403h |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  |  |  |  | ANU |  |  |  |  |  | 0 | 0 | 0 | 1 | 1 |
| R |  |  |  |  |  |  |  |  |  |  |  |  | R |  |  |

Table 56. IDMANUF


Table 57. IDCHIP

| Bit | Function |
| :---: | :--- | :--- |
| IDCHIP | Device identifier <br> 114h: ST10F273 identifier (276). |
| REVID | Device revision identifier <br> Xh: According to revision number. |

IDMEM (F07Ah / 3Dh)
ESFR
Reset Value: 30D0h

| 151413 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MEMTYP |  | MEMSIZE |  |  |  |  |  |  |  |  |  |  |  |
| R |  | R |  |  |  |  |  |  |  |  |  |  |  |

Table 58. IDMEM

| Bit | Function |
| :---: | :--- |
| MEMSIZE | Internal memory size <br> Internal memory size is 4 x (MEMSIZE) (in Kbyte) <br> 0DOh for 832 Kbytes (ST10F276E) |
| MEMTYP | Internal memory type <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> '1h': ROM-Less (M) ROM memory <br> '2h': (S) Standard Flash memory <br> '3h': (H) High performance Flash memory (ST10F273) <br> '4h...Fh': Reserved |


| IDPR | ( |  | 3C |  |  |  |  |  |  |  |  |  | et | ue: | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PROGVPP |  |  |  |  |  |  |  | PROGVDD |  |  |  |  |  |  |  |
| R |  |  |  |  |  |  |  | R |  |  |  |  |  |  |  |

Table 59. IDPROG

| Bit | Function |
| :---: | :--- |
| PROGVDD | Programming $V_{D D}$ voltage <br> $V_{D D}$ voltage when programming EPROM or FLASH devices is calculated using the <br> following formula: $V_{D D}=20 \times[P R O G V D D] ~ / ~ 256 ~(v o l t s) ~-~ 40 h ~ f o r ~ S T 10 F 273 ~(5 V) . ~$ |
| PROGVPP | Programming $\mathrm{V}_{P P}$ voltage (no need of external $\mathrm{V}_{\mathrm{PP}}$ ) - 00h |

Note: $\quad$ All identification words are read only registers.
The values written inside different Identification Register bits are valid only after the Flash initialization phase is completed. When code execution is started from internal memory (pin $\overline{\mathrm{EA}}$ held high during reset), the Flash has certainly completed its initialization, so the bits of Identification Registers are immediately ready to be read out. On the contrary, when code execution is started from external memory (pin $\overline{E A}$ held low during reset), the Flash initialization is not yet completed, so the bits of Identification Registers are not ready. The user can poll bits 15 and 14 of IDMEM register: when both bits are read low, the Flash initialization is complete, so all Identification Register bits are correct.
Before Flash initialization completion, the default setting of the different Identification Registers are the following:

- IDMANUF 0403h
- IDCHIP 114xh ( $x=$ silicon revision )
- IDMEM FODOh
- IDPROG 0040h


## 24 Electrical characteristics

### 24.1 Absolute maximum ratings

Table 60. Absolute maximum ratings

| Symbol | Parameter | Values | Unit |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Voltage on $\mathrm{V}_{\mathrm{DD}}$ pins with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | -0.5 to +6.5 | V |
| $\mathrm{V}_{\text {STBY }}$ | Voltage on $\mathrm{V}_{\text {STBY }}$ pin with respect to ground ( $\mathrm{V}_{\text {SS }}$ ) | -0.5 to +6.5 |  |
| $\mathrm{V}_{\text {AREF }}$ | Voltage on $\mathrm{V}_{\text {AREF }}$ pins with respect to ground ( $\mathrm{V}_{\text {SS }}$ ) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ |  |
| $\mathrm{V}_{\text {AGND }}$ | Voltage on $\mathrm{V}_{\text {AGND }}$ pins with respect to ground ( $\mathrm{V}_{\text {SS }}$ ) | $\mathrm{V}_{\mathrm{SS}}$ |  |
| $\mathrm{V}_{10}$ | Voltage on any pin with respect to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) | -0.5 to $V_{D D}+0.5$ |  |
| lov | Input current on any pin during overload condition | $\pm 10$ | mA |
| $\mathrm{I}_{\text {tov }}$ | Absolute sum of all input currents during overload condition | \| 75 | |  |
| $\mathrm{T}_{\text {ST }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | ESD Susceptibility (Human Body Model) | 2000 | V |

Note: $\quad$ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ( $V_{I N}>V_{D D}$ or $V_{I N}<V_{S S}$ ) the voltage on pins with respect to ground $\left(V_{s s}\right)$ must not exceed the values defined by the Absolute Maximum Ratings.

During Power-on and Power-off transients (including Standby entering/exiting phases), the relationships between voltages applied to the device and the main $V_{D D}$ shall be always respected. In particular power-on and power-off of $V_{A R E F}$ shall be coherent with $V_{D D}$ transient, in order to avoid undesired current injection through the on-chip protection diodes.

### 24.2 Recommended operating conditions

Table 61. Recommended operating conditions

| Symbol | Parameter |  | Value |  |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Unit |  |  |
|  |  |  | Max |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{STBY}}$ | Operationg stand-by supply voltage ${ }^{(1)}$ | 0 | $\mathrm{~V}_{\mathrm{DD}}$ |  |
| $\mathrm{V}_{\text {AREF }}$ | Operating analog reference voltage ${ }^{(2)}$ |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient temperature under bias |  | +125 | C |
|  | $\mathrm{T}_{\mathrm{J}}$ | Junction temperature under bias | +150 |  |

1. The value of the $\mathrm{V}_{\mathrm{StBy}}$ voltage is specified in the range 4.5 to 5.5 Volt. Nevertheless, it is acceptable to exceed the upper limit (up to 6.0 Volt) for a maximum of 100 hours over the global 300000 hours, representing the lifetime of the device (about 30 years). On the other hand, it is possible to exceed the lower limit (down to 4.0 Volt) whenever RTC and 32 kHz on-chip oscillator amplifier are turned off (only Stand-by RAM powered through VSTBY pin in Stand-by mode). When $\mathrm{V}_{\text {STBY }}$ voltage is lower than main $\mathrm{V}_{\mathrm{DD}}$, the input section of VSTBY/EA pin can generate a spurious static consumption on $\mathrm{V}_{\mathrm{DD}}$ power supply (in the range of tenth of $\mu \mathrm{A}$ ).
2. For details on operating conditions concerning the usage of $A / D$ Converter refer to Section 24.7.

### 24.3 Power considerations

The average chip-junction temperature, $\mathrm{T}_{\mathrm{J}}$, in degrees Celsius, may be calculated using the following equation:
$T_{J}=T_{A}+\left(P_{D} \times \Theta_{J A}\right)$
Where:
$\mathbf{T}_{\mathbf{A}}$ is the Ambient Temperature in ${ }^{\circ} \mathrm{C}$,
$\Theta_{\mathrm{JA}}$ is the Package Junction-to-Ambient Thermal Resistance, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$,
$P_{D}$ is the sum of $P_{I N T}$ and $P_{I / O}\left(P_{D}=P_{I N T}+P_{I / O}\right)$,
$\mathbf{P}_{\text {INT }}$ is the product of $\mathrm{I}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DD}}$, expressed in Watt. This is the Chip Internal Power,
$P_{1 / O}$ represents the Power Dissipation on Input and Output Pins; User Determined.
Most of the time for the applications $\mathrm{P}_{\mathrm{I} / \mathrm{O}}<\mathrm{P}_{\mathrm{INT}}$ and may be neglected. On the other hand, $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ may be significant if the device is configured to drive continuously external modules and/or memories.

An approximate relationship between $P_{D}$ and $T_{J}$ (if $P_{/ / O}$ is neglected) is given by:
$P_{D}=K /\left(T_{J}+273^{\circ} C\right)(2)$
Therefore (solving equations 1 and 2 ):
$K=P_{D} \times\left(T_{A}+273^{\circ} \mathrm{C}\right)+\Theta_{J A} \times P_{D}{ }^{2}$
Where:
$\mathbf{K}$ is a constant for the particular part, which may be determined from equation (3) by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ may be obtained by solving equations (1) and (2) iteratively for any value of $T_{A}$.

Table 62. Thermal characteristics

| Symbol | Description | Value (typical) | Unit |
| :---: | :--- | :---: | :---: |
| $\Theta_{\mathrm{E}} \Theta_{\mathrm{JA}}$ | Thermal resistance junction-ambient |  |  |
|  | PQFP $144-28 \times 28 \times 3.4 \mathrm{~mm} / 0.65 \mathrm{~mm}$ pitch | 30 |  |
|  | LQFP $144-20 \times 20 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch | 40 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | LQFP $144-20 \times 20 \mathrm{~mm} / 0.5 \mathrm{~mm}$ pitch on four layer | 35 |  |
|  | FR4 board (2 layers signals $/ 2$ layers power) |  |  |

Based on thermal characteristics of the package and with reference to the power consumption figures provided in next tables and diagrams, the following product classification can be proposed. Anyhow, the exact power consumption of the device inside the application must be computed according to different working conditions, thermal profiles, real thermal resistance of the system (including printed circuit board or other substrata), I/O activity, and so on.

Table 63. Product classification

| Package | Ambient temperature range | CPU frequency range |
| :--- | :---: | :---: |
| Die | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1 to 64 MHz |
| PQFP 144 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1 to 64 MHz |
| LQFP 144 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1 to 40 MHz |
|  | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 1 to 48 MHz |

### 24.4 Parameter interpretation

The parameters listed in the following tables represent the characteristics of the ST10F273 and its demands on the system.
Where the ST10F273 logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics, is included in the "Symbol" column. Where the external system must provide signals with their respective timing characteristics to the ST10F273, the symbol "SR" for System Requirement, is included in the "Symbol" column.

### 24.5 DC characteristics

$V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Table 64. DC characteristics

| Symbol | Parameter | Test Condition | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| VIL SR | Input low voltage (TTL mode) (except $\overline{\mathrm{RSTIN}}, \overline{\mathrm{EA}}, \overline{\mathrm{NMI}}, \mathrm{RPD}, \mathrm{XTAL1}, \overline{\mathrm{READY}}$ ) | - | -0.3 | 0.8 | V |
| $\mathrm{V}_{\text {ILS }}$ SR | Input low voltage (CMOS mode) (except RSTIN, EA, NMI, RPD, XTAL1, READY) | - | -0.3 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL1 }} \quad$ SR | Input low voltage $\overline{\mathrm{RSTIN}}, \overline{\mathrm{EA}}, \overline{\mathrm{NMI}}, \mathrm{RPD}$ | - | -0.3 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IL} 2}$ SR | Input low voltage XTAL1 (CMOS only) | Direct drive mode | -0.3 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {IL3 }}$ SR | Input low voltage READY (TTL only) | - | -0.3 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ SR | Input high voltage (TTL mode) (except RSTIN, EA, NMI, RPD, XTAL1) | - | 2.0 | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\text {IHS }}$ SR | Input high voltage (CMOS mode) (except RSTIN, EA, $\overline{\text { NMI, RPD, XTAL1) }}$ | - | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\mathrm{HH} 1}$ SR | Input high voltage $\overline{\mathrm{RSTIN}}, \overline{\mathrm{EA}}, \overline{\mathrm{NMI}}$, RPD | - | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\mathrm{H} 2}$ SR | Input high voltage XTAL1 (CMOS only) | Direct drive mode | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\mathbf{1 H 3}}$ SR | Input high voltage READY (TTL only) | - | 2.0 | $V_{D D}+0.3$ | V |
| $\mathrm{V}_{\mathrm{HYS}} \mathbf{C C}$ | Input hysteresis (TTL mode) (except RSTIN, EA, NMI, XTAL1, RPD) | 3) | 400 | 700 | mV |
| $\mathrm{V}_{\mathrm{HYSS}} \mathrm{CC}$ | Input hysteresis (CMOS mode) (except $\overline{\mathrm{RSTIN}}, \overline{\mathrm{EA}}, \overline{\mathrm{NMI}, ~ X T A L 1, ~ R P D) ~}$ | 3) | 750 | 1400 | mV |
| $\mathrm{V}_{\mathrm{HYS} 1} \mathrm{CC}$ | Input hysteresis $\overline{\mathrm{RSTIN}}, \overline{\mathrm{EA}}, \overline{\mathrm{NMI}}$ | 3) | 750 | 1400 | mV |
| $\mathrm{V}_{\mathrm{HYS} 2} \mathrm{CC}$ | Input hysteresis XTAL1 | 3) | 0 | 50 | mV |
| $\mathrm{V}_{\mathrm{HYS} 3} \mathrm{CC}$ | Input hysteresis READY (TTL only) | 3) | 400 | 700 | mV |
| $\mathrm{V}_{\mathrm{HYS} 4} \mathrm{CC}$ | Input hysteresis RPD | 3) | 500 | 1500 | mV |
| $\mathrm{V}_{\mathrm{OL}} \quad \mathrm{CC}$ | Output low voltage (P6[7:0], ALE, $\overline{R D}, \overline{W R} / \overline{W R L}$, BHE/WRH, CLKOUT, RSTIN, $\overline{\text { RSTOUT }}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \end{aligned}$ | - | $\begin{gathered} 0.4 \\ 0.05 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OL} 1} \mathrm{CC}$ | Output low voltage <br> (PO[15:0], P1[15:0], P2[15:0], <br> P3[15,13:0], P4[7:0], P7[7:0], <br> P8[7:0]) | $\begin{aligned} & \mathrm{l}_{\mathrm{OL} 1}=4 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OL} 1}=0.5 \mathrm{~mA} \end{aligned}$ | - | $\begin{gathered} 0.4 \\ 0.05 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OL} 2} \mathbf{C C}$ | Output low voltage RPD | $\begin{aligned} & \mathrm{l}_{\mathrm{OL2} 2}=85 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL} 2}=80 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL} 2}=60 \mu \mathrm{~A} \end{aligned}$ | - | $V_{D D}$ $0.5 \mathrm{~V}_{\mathrm{DD}}$ $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH}} \quad \mathbf{C C}$ | Output high voltage (P6[7:0], ALE, RD, WR/WRL, $\overline{\mathrm{BHE}} / \overline{\mathrm{WRH}}, \mathrm{CLKOUT}, \overline{\mathrm{RSTOUT}})$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} V_{D D}-0.8 \\ V_{D D}-0.08 \end{gathered}$ | - | V |

Table 64. DC characteristics (continued)

| Symbol | Parameter | Test Condition | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH} 1} \mathrm{CC}$ | Output high voltage ${ }^{(1)}$ (P0[15:0], P1[15:0], P2[15:0], P3[15,13:0], P4[7:0], P7[7:0], P8[7:0]) | $\begin{aligned} & \mathrm{I}_{\mathrm{OH} 1}=-4 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH} 1}=-0.5 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} V_{D D}-0.8 \\ V_{D D}-0.08 \end{gathered}$ | - | V |
| $\mathrm{V}_{\mathrm{OH} 2} \mathrm{CC}$ | Output high voltage RPD | $\begin{aligned} & \mathrm{I}_{\mathrm{OH} 2}=-2 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH} 2}=-750 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH2} 2}=-150 \mu \mathrm{~A} \end{aligned}$ | 0 $0.3 \mathrm{~V}_{\mathrm{DD}}$ $0.5 \mathrm{~V}_{\mathrm{DD}}$ | - | V |
| $\mathrm{ll}_{\mathrm{OZ} 1} \mid \mathrm{CC}$ | Input leakage current (P5[15:0]) ${ }^{(2)}$ | - | - | $\pm 0.2$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Oz2 }} \mid$ CC | Input leakage current (all except P5[15:0], P2[0], RPD, P3[12], P3[15]) | - | - | $\pm 0.5$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {Oz3 }} \mid$ CC | Input leakage current (P2[0]) ${ }^{(3)}$ | - | - | $\begin{aligned} & +1.0 \\ & -0.5 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OZ4 }} \mid$ CC | Input leakage current (RPD) | - | - | $\pm 3.0$ | $\mu \mathrm{A}$ |
| $\mathrm{ll}_{\text {OZ5 }} \mid$ CC | Input leakage current ( P3[12], P3[15]) | - | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{ll}_{\mathrm{OV} 1} \mid$ SR | Overload current (all except P2[0]) | 3) 4) | - | $\pm 5$ | mA |
| $\mathrm{l}_{\mathrm{OV} 2}$ \| SR | Overload current (P2[0]) ${ }^{(3)}$ | 3) 4) | - | $\begin{aligned} & +5 \\ & -1 \end{aligned}$ | mA |
| $\mathrm{R}_{\text {RSt }} \mathbf{C C}$ | $\overline{\text { RSTIN }}$ pull-up resistor | $100 \mathrm{k} \Omega$ nominal | 50 | 250 | k $\Omega$ |
| $\mathrm{I}_{\text {RWH }}$ | Read/Write inactive current ${ }^{(4)}$ (5) | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ | - | -40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {RWL }}$ | Read/Write active current ${ }^{(4)} 7$ ) | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | -500 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ALEL }}$ | ALE inactive current ${ }^{(4)}{ }^{(5)}$ | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | 20 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ALEH }}$ | ALE active current ${ }^{(4)} 7$ ) | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ | - | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {P6H }}$ | Port 6 inactive current (P6[4:0]) ${ }^{(4)(5)}$ | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ | - | -40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {P6L }}$ | Port 6 active current (P6[4:0]) ${ }^{(4)(6)}$ | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ | -500 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {POH }}{ }^{6)}$ | PORTO configuration current ${ }^{(4)}$ | $\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}$ | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IPOL}^{\text {7) }}$ |  | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}$ | -100 | - | $\mu \mathrm{A}$ |
| $\mathrm{C}_{10} \quad \mathbf{C C}$ | Pin capacitance (Digital inputs / outputs) | (3) (5) | - | 10 | pF |
| $\mathrm{I}_{\mathrm{CC1}}$ | Run mode power supply current ${ }^{(7)}$ (execution from internal RAM) | - | - | $20+2 \mathrm{f} \mathrm{CPU}$ | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Run mode power supply current ${ }^{(8)(9)}$ (execution from internal Flash) | - | - | $\begin{gathered} 20+1.8 \\ \mathrm{f}_{\mathrm{CPU}} \end{gathered}$ | mA |
| $\mathrm{I}_{\mathrm{ID}}$ | Idle mode supply current ${ }^{(10)}$ | - | - | $\begin{gathered} 20+0.6 \mathrm{f}_{\mathrm{C}} \\ \mathrm{PU} \end{gathered}$ | mA |
| $\mathrm{I}_{\text {PD1 }}$ | Power down supply current ${ }^{(11)}$ (RTC off, oscillators off, main voltage regulator off) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 1 | mA |

Table 64. DC characteristics (continued)

| Symbol | Parameter | Test Condition | Limit Values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{I}_{\text {PD2 }}$ | Power down supply current ${ }^{(11)(12)}$ (RTC on, main oscillator on, main voltage regulator off) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 8 | mA |
| $\mathrm{I}_{\text {PD3 }}$ | Power down supply current ${ }^{(11)}$ (RTC on, 32 kHz oscillator on, main voltage regulator off) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 1.1 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Stand-by supply current ${ }^{(13)}$ (RTC off, oscillators off, $V_{D D}$ off, $V_{S T B Y}$ on) | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}}=5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 250 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}}=5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C} \end{aligned}$ | - | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB2 }}$ | Stand-by supply current ${ }^{(13)}$ (RTC on, 32 kHz oscillator on, main $V_{D D}$ off, $V_{\text {STBY }}$ on) | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}}=5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 250 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{STBY}}=5.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{aligned}$ | - | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB3 }}$ | Stand-by supply current ${ }^{(13)(8)}$ ( $V_{D D}$ transient condition) | - | - | 2.5 | mA |

1. This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage is imposed by the external circuitry.
2. Port 5 leakage values are granted for not selected A/D Converter channel. One channels is always selected (by default, after reset, P5.0 is selected). For the selected channel the leakage value is similar to that of other port pins.
3. Consult your vendor to know which version of the on-chip oscillator amplifier is enabled (Low-Power or Wide-Swing). The leakage of P2.0 is higher than other pins due to the additional logic (pass gates active only in specific test modes) implemented on input path. Pay attention to not stress P2.0 input pin with negative overload beyond the specified limits: failures in Flash reading may occur (sense amplifier perturbation). Refer to next Figure 35 for a scheme of the input circuitry.
4. This specification is only valid during Reset, or during Hold- or Adapt-mode. Port 6 pins are only affected, if they are used for CS output and the open drain function is not enabled.
5. The maximum current may be drawn while the respective signal line remains inactive.
6. The minimum current must be drawn in order to drive the respective signal line active.
7. The power supply current is a function of the operating frequency ( $\mathrm{f}_{\mathrm{CPU}}$ is expressed in MHz ). This dependency is illustrated in the Figure 36 below. This parameter is tested at $V_{D D m a x}$ and at maximum CPU clock frequency with all outputs disconnected and all inputs at $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$, $\overline{\text { RSTIN }}$ pin at $\mathrm{V}_{\mathrm{IH} 1 \text { min }}$ : this implies I/O current is not considered. The device is doing the following:
Fetching code from IRAM and XRAM1, accessing in read and write to both XRAM modules
Watchdog Timer is enabled and regularly serviced
RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles
Four channel of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling
Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6)
ADC is in Auto Scan Continuous Conversion mode on all 16 channels of Port5
All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
8. Not $100 \%$ tested, guaranteed by design characterization.
9. The power supply current is a function of the operating frequency ( $\mathrm{f}_{\mathrm{CPU}}$ is expressed in MHz ). This dependency is illustrated in the Figure 36 below. This parameter is tested at $V_{D D m a x}$ and at maximum CPU clock frequency with all outputs disconnected and all inputs at $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$, $\overline{\text { RSTIN }}$ pin at $\mathrm{V}_{\mathrm{IH} 1 \text { min }}$ : this implies I/O current is not considered. The device is doing the following:
Fetching code from all sectors of IFlash, accessing in read (few fetches) and write to XRAM
Watchdog Timer is enabled and regularly serviced
RTC is running with main oscillator clock as reference, generating a tick interrupts every 192 clock cycles
Four channel of XPWM are running (waves period: 2, 2.5, 3 and 4 CPU clock cycles): no output toggling
Five General Purpose Timers are running in timer mode with prescaler equal to 8 (T2, T3, T4, T5, T6)
ADC is in Auto Scan Continuous Conversion mode on all 16 channels of Port5
All interrupts generated by XPWM, RTC, Timers and ADC are not serviced
10. The Idle mode supply current is a function of the operating frequency ( $\mathrm{f}_{\mathrm{CPU}}$ is expressed in MHz ). This dependency is illustrated in the Figure 35 below. These parameters are tested and at maximum CPU clock with all outputs disconnected and all inputs at $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}, \overline{\text { RSTIN }}$ pin at $\mathrm{V}_{\mathrm{IH} 1 \mathrm{Min}}$.
11. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at $\mathrm{V}_{\mathrm{DD}}$ -0.1 V to $\mathrm{V}_{\text {DD }}, \mathrm{V}_{\text {AREF }}=0 \mathrm{~V}$, all outputs (including pins configured as outputs) disconnected. Besides, the Main Voltage Regulator is assumed off: in case it is not, additional 1 mA shall be assumed. The value for this parameter shall be considered as "Target Value" to be confirmed by silicon characterization.
12. Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e. $\mathrm{V}_{\mathrm{OV}}>\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{OV}}<-0.3 \mathrm{~V}$ ). The absolute sum of input overload currents on all port pins may not exceed 50 mA . The supply voltage must remain within the specified limits.
13. This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at $\mathrm{V}_{\mathrm{DD}}$ -0.1 V to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {AREF }}=0 \mathrm{~V}$, all outputs (including pins configured as outputs) disconnected. Besides, the Main Voltage Regulator is assumed off: in case it is not, additional 1 mA shall be assumed. The value for this parameter shall be considered as "Target Value" to be confirmed by silicon characterization.

Figure 35. Port2 test mode structure


Figure 36. Supply current versus the operating frequency (RUN and IDLE modes)


### 24.6 Flash characteristics

$V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}$
Table 65. Flash characteristics

| Parameter | Typical | Maximum |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ |  |  |  |
|  | 0 cycles $^{(1)}$ | 0 cycles $^{(1)}$ | 100k cycles |  |  |
| Word program (32-bit) ${ }^{(2)}$ | 35 | 80 | 290 | $\mu \mathrm{S}$ | - |
| Double word program (64-bit) ${ }^{(2)}$ | 60 | 150 | 570 | $\mu \mathrm{s}$ | - |
| Bank 0 program (384K) (double word program) | 2.9 | 7.4 | 28.0 | s | - |
| Bank 1 program (128K) (double word program) | 1.0 | 2.5 | 9.3 | S | - |
| Sector erase (8K) | $\begin{aligned} & 0.6 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.9 \end{aligned}$ | s | not preprogrammed preprogrammed |
| Sector erase (32K) | $\begin{aligned} & 1.1 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.5 \end{aligned}$ | s | not preprogrammed preprogrammed |
| Sector erase (64K) | $\begin{aligned} & 1.7 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 4.7 \end{aligned}$ | s | not preprogrammed preprogrammed |
| Bank 0 erase ( 384 K$)^{(3)}$ | $\begin{aligned} & 8.2 \\ & 5.8 \end{aligned}$ | $\begin{aligned} & 20.2 \\ & 17.7 \end{aligned}$ | $\begin{aligned} & 28.6 \\ & 26.1 \end{aligned}$ | s | not preprogrammed preprogrammed |
| Bank 1 erase (128K) ${ }^{(3)}$ | $\begin{aligned} & 3.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 9.8 \\ & 9.0 \end{aligned}$ | S | not preprogrammed preprogrammed |
| Recovery from power-down ( $\mathrm{t}_{\mathrm{PD}}$ ) | - | 40 | 40 | $\mu \mathrm{s}$ | (4) |
| Program suspend latency ${ }^{(4)}$ | - | 10 | 10 | $\mu \mathrm{s}$ |  |
| Erase suspend latency ${ }^{(4)}$ | - | 30 | 30 | $\mu \mathrm{s}$ |  |
| Erase suspend request rate ${ }^{(4)}$ | 20 | 20 | 20 | ms | Minimum delay between 2 requests |
| Set protection ${ }^{(4)}$ | 40 | 170 | 170 | $\mu \mathrm{s}$ |  |

1. The figures are given after about 100 cycles due to testing routines ( 0 cycles at the final customer).
2. Word and Double Word Programming times are provided as average values derived from a full sector programming time: absolute value of a Word or Double Word Programming time could be longer than the average value.
3. Bank Erase is obtained through a multiple Sector Erase operation (setting bits related to all sectors of the Bank). As ST10F273 implements only one bank, the Bank Erase operation is equivalent to Module and Chip Erase operations.
4. Not $100 \%$ tested, guaranteed by Design Characterization

Table 66. Flash data retention characteristics

| Number of program / erase <br> cycles | Data retention time <br> $\left(-40^{\circ} \mathbf{C} \leq \mathbf{T}_{\mathbf{A}} \leq 125^{\circ} \mathrm{C}\right)$ |  |
| :---: | :---: | :---: |
|  | $\mathbf{2 5 6}$ Kbyte (code store) | $\mathbf{6 4}$ Kbyte <br> (EEPROM emulation) |
| $0-100$ | $>20$ years | $>20$ years |
| 1,000 | - | $>20$ years |
| 10,000 | - | 10 years |
| 100,000 | - | 1 year |

### 24.7 A/D converter characteristics

$$
\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40 \text { to }+125^{\circ} \mathrm{C}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{AREF}} \leq \mathrm{V}_{\mathrm{DD}}
$$

$\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{AGND}} \leq \mathrm{V}_{\mathrm{SS}}+0.2 \mathrm{~V}$
Table 67. A/D converter characteristics

| Symbol |  | Parameter | Test condition | Limit values |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Max. |  |
| $\mathrm{V}_{\text {AREF }}$ | SR |  | Analog reference voltage ${ }^{(1)}$ |  | 4.5 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {AGND }}$ | SR | Analog ground voltage |  | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}+0.2$ | V |
| $\mathrm{V}_{\text {AIN }}$ | SR | Analog input voltage ${ }^{(2)}$ |  | $\mathrm{V}_{\text {AGND }}$ | $\mathrm{V}_{\text {AREF }}$ | V |
| $\mathrm{I}_{\text {AREF }}$ | CC | Reference supply current | Running mode ${ }^{(3)}$ Power down mode | - | $\begin{aligned} & 5 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{t}_{\text {s }}$ | CC | Sample time | (4) | 1 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{c}}$ | CC | Conversion time | (5) | 3 | - | $\mu \mathrm{S}$ |
| DNL | CC | Differential non linearity ${ }^{(6)}$ | No overload | -1 | +1 | LSB |
| INL | CC | Integral non linearity ${ }^{(6)}$ | No overload | -1.5 | +1.5 | LSB |
| OFS | CC | Offset error ${ }^{(6)}$ | No overload | -1.5 | +1.5 | LSB |
| TUE | CC | Total unadjusted error ${ }^{(6)}$ | Port5 <br> Port1 - No overload ${ }^{(3)}$ <br> Port1 - Overload ${ }^{(3)}$ | $\begin{aligned} & -2.0 \\ & -5.0 \\ & -7.0 \end{aligned}$ | $\begin{aligned} & +2.0 \\ & +5.0 \\ & +7.0 \end{aligned}$ | LSB |
| K | CC | Coupling factor between inputs ${ }^{(3)}(7)$ | On both Port5 and Port1 | - | $10^{-6}$ | - |
| $\mathrm{C}_{\mathrm{P} 1}$ | CC | Input pin capacitance ${ }^{(3)}$ (8) |  | - | 3 | pF |
| $\mathrm{C}_{\mathrm{P} 2}$ | CC |  | Port5 Port1 | - | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | pF |
| $\mathrm{C}_{\mathrm{S}}$ | CC | Sampling capacitance ${ }^{(3)(8)}$ |  | - | 3.5 | pF |
| $\mathrm{R}_{\text {SW }}$ |  | Analog switch resistance ${ }^{(3)}$ (8) | Port5 Port1 | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{gathered} 600 \\ 1600 \end{gathered}$ | W |
| $\mathrm{R}_{\text {AD }}$ | CC |  |  | - | 1300 | W |

1. $V_{\text {AREF }}$ can be tied to ground when $A / D$ Converter is not in use: an extra consumption (around $200 \mu \mathrm{~A}$ ) on main $\mathrm{V}_{\mathrm{DD}}$ is added due to internal analogue circuitry not completely turned off: so, it is suggested to maintain the $V_{\text {AREF }}$ at $V_{D D}$ level even when not in use, and eventually switch off the A/D Converter circuitry setting bit ADOFF in ADCON register.
2. $V_{\text {AIN }}$ may exceed $V_{A G N D}$ or $V_{\text {AREF }}$ up to the absolute maximum ratings. However, the conversion result in these cases will be $0 \times 000_{\mathrm{H}}$ or $0 \times 3 F F_{\mathrm{H}}$, respectively.
3. Not $100 \%$ tested, guaranteed by design characterization.
4. During the sample time the input capacitance $\mathrm{C}_{\text {AIN }}$ can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within $t_{\mathrm{s}}$. After the end of the sample time $t_{\mathrm{S}}$, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock $t_{S}$ depends on programming and can be taken from Table 68: $A / D$ converter programming.
5. This parameter includes the sample time $t_{\mathrm{s}}$, the time for determining the digital result and the time to load the result register with the conversion result. Values for the conversion clock $\mathrm{t}_{\mathrm{Cc}}$ depend on programming and can be taken from next Table 68.
6. DNL, INL, OFS and TUE are tested at $\mathrm{V}_{\text {AREF }}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{AGND}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$. It is guaranteed by design characterization for all other voltages within the defined voltage range. 'LSB' has a value of $\mathrm{V}_{\text {AREF }} / 1024$.
For Port5 channels, the specified TUE ( $\pm 2 \mathrm{LSB}$ ) is guaranteed also with an overload condition (see Iov specification) occurring on maximum 2 not selected analog input pins of Port5 and the absolute sum of input overload currents on all Port5 analog input pins does not exceed 10 mA .
For Port1 channels, the specified TUE is guaranteed when no overload condition is applied to Port1 pins: when an overload condition occurs on maximum 2 not selected analog input pins of Port1 and the input positive overload current on all analog input pins does not exceed 10 mA (either dynamic or static injection), the specified TUE is degraded ( $\pm 7 \mathrm{LSB}$ ). To get the same accuracy, the negative injection current on Port1 pins shall not exceed -1 mA in case of both dynamic and static injection.
7. The coupling factor is measured on a channel while an overload condition occurs on the adjacent not selected channels with the overload current within the different specified ranges (for both positive and negative injection current).
8. Refer to scheme reported in Figure 38.

### 24.7.1 Conversion timing control

When a conversion is started, first the capacitances of the converter are loaded via the respective analog input pin to the current analog input voltage. The time to load the capacitances is referred to as sample time. Next the sampled voltage is converted to a digital value several successive steps, which correspond to the 10-bit resolution of the ADC. During these steps the internal capacitances are repeatedly charged and discharged via the $V_{\text {AREF }}$ pin.

The current that has to be drawn from the sources for sampling and changing charges depends on the time that each respective step takes, because the capacitors must reach their final voltage level within the given time, at least with a certain approximation. The maximum current, however, that a source can deliver, depends on its internal resistance.

The time that the two different actions during conversion take (sampling, and converting) can be programmed within a certain range in the ST10F273 relative to the CPU clock. The absolute time that is consumed by the different conversion steps therefore is independent from the general speed of the controller. This allows adjusting the A/D converter of the ST10F273 to the properties of the system:

Fast Conversion can be achieved by programming the respective times to their absolute possible minimum. This is preferable for scanning high frequency signals. The internal resistance of analog source and analog supply must be sufficiently low, however.

High Internal Resistance can be achieved by programming the respective times to a higher value, or the possible maximum. This is preferable when using analog sources and supply with a high internal resistance in order to keep the current as low as possible. The conversion rate in this case may be considerably lower, however.
The conversion times are programmed via the upper four bits of register ADCON. Bit fields ADCTC and ADSTC are used to define the basic conversion time and in particular the partition between sample phase and comparison phases. The table below lists the possible
combinations. The timings refer to the unit TCL, where $f_{C P U}=1 / 2 T C L$. A complete conversion time includes the conversion itself, the sample time and the time required to transfer the digital value to the result register.

Table 68. A/D converter programming

| ADCTC | $\begin{gathered} \text { ADST } \\ \text { C } \end{gathered}$ | Sample | Comparison | Extra | Total conversion |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | TCL * 120 | TCL * 240 | TCL * 28 | TCL * 388 |
| 00 | 01 | TCL * 140 | TCL * 280 | TCL * 16 | TCL * 436 |
| 00 | 10 | TCL * 200 | TCL * 280 | TCL * 52 | TCL * 532 |
| 00 | 11 | TCL * 400 | TCL * 280 | TCL * 44 | TCL * 724 |
| 11 | 00 | TCL * 240 | TCL * 480 | TCL * 52 | TCL * 772 |
| 11 | 01 | TCL * 280 | TCL * 560 | TCL * 28 | TCL * 868 |
| 11 | 10 | TCL * 400 | TCL * 560 | TCL * 100 | TCL * 1060 |
| 11 | 11 | TCL * 800 | TCL * 560 | TCL * 52 | TCL * 1444 |
| 10 | 00 | TCL * 480 | TCL * 960 | TCL * 100 | TCL * 1540 |
| 10 | 01 | TCL * 560 | TCL * 1120 | TCL * 52 | TCL * 1732 |
| 10 | 10 | TCL * 800 | TCL * 1120 | TCL * 196 | TCL * 2116 |
| 10 | 11 | TCL * 1600 | TCL * 1120 | TCL * 164 | TCL * 2884 |

Note: $\quad$ The total conversion time is compatible with the formula valid for ST10F269, while the meaning of the bit fields ADCTC and ADSTC is no longer compatible: the minimum conversion time is 388 TCL, which at 40 MHz CPU frequency corresponds to $4.85 \mu$ s (see ST10F269).

### 24.7.2 A/D conversion accuracy

The A/D Converter compares the analog voltage sampled on the selected analog input channel to its analog reference voltage ( $\mathrm{V}_{\text {AREF }}$ ) and converts it into 10-bit digital data. The absolute accuracy of the A/D conversion is the deviation between the input analog value and the output digital value. It includes the following errors:

- Offset error (OFS)
- Gain Error (GE)
- Quantization error
- Non-Linearity error (Differential and Integral)

These four error quantities are explained below using Figure 37.

## Offset error

Offset error is the deviation between actual and ideal $A / D$ conversion characteristics when the digital output value changes from the minimum (zero voltage) 00 to 01 (Figure 37, see OFS).

## Gain error

Gain error is the deviation between the actual and ideal $A / D$ conversion characteristics when the digital output value changes from the 3FE to the maximum 3FF, once offset error is subtracted. Gain error combined with offset error represents the so-called full-scale error (Figure 37, OFS + GE).

## Quantization error

Quantization error is the intrinsic error of the A/D converter and is expressed as $1 / 2$ LSB.

## Non-linearity error

Non-Linearity error is the deviation between actual and the best-fitting A/D conversion characteristics (see Figure 37):

- Differential Non-Linearity error is the actual step dimension versus the ideal one (1 LSB $_{\text {IDEAL }}$ ).
- Integral Non-Linearity error is the distance between the center of the actual step and the center of the bisector line, in the actual characteristics. Note that for Integral NonLinearity error, the effect of offset, gain and quantization errors is not included.
Note: $\quad$ Bisector characteristic is obtained drawing a line from $1 / 2$ LSB before the first step of the real characteristic, and $1 / 2 L S B$ after the last step again of the real characteristic.


### 24.7.3 Total unadjusted error

The Total Unadjusted Error specifies the maximum deviation from the ideal characteristic: the number provided in the Data Sheet represents the maximum error with respect to the entire characteristic. It is a combination of the Offset, Gain and Integral Linearity errors. The different errors may compensate each other depending on the relative sign of the Offset and Gain errors. Refer to Figure 37, see TUE.

Figure 37. A/D conversion characteristic


### 24.7.4 Analog reference pins

The accuracy of the A/D converter depends on how accurate is its analog reference: a noise in the reference results in at least that much error in a conversion. A low pass filter on the $A / D$ converter reference source (supplied through pins $\mathrm{V}_{\text {AREF }}$ and $\mathrm{V}_{\text {AGND }}$ ), is recommended in order to clean the signal, minimizing the noise. A simple capacitive bypassing may be sufficient in most of the cases; in presence of high RF noise energy, inductors or ferrite beads may be necessary.

In this architecture, $\mathrm{V}_{\text {AREF }}$ and $\mathrm{V}_{\text {AGND }}$ pins represents also the power supply of the analog circuitry of the A/D converter: there is an effective DC current requirement from the reference voltage by the internal resistor string in the R-C DAC array and by the rest of the analog circuitry.

An external resistance on $\mathrm{V}_{\text {AREF }}$ could introduce error under certain conditions: for this reasons, series resistance are not advisable, and more in general any series devices in the filter network should be designed to minimize the DC resistance.

## Analog input pins

To improve the accuracy of the A/D converter, it is definitively necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device, can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; besides, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter, can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC Filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth).

Figure 38. A/D converter input pins scheme
EXTERNAL CIRCUIT

## Input leakage and external circuit

The series resistor utilized to limit the current to a pin (see $R_{L}$ in Figure 38), in combination with a large source impedance can lead to a degradation of $A / D$ converter accuracy when input leakage is present.
Data about maximum input leakage current at each pin are provided in the Data Sheet (Electrical Characteristics section). Input leakage is greatest at high operating temperatures, and in general it decreases by one half for each $10^{\circ} \mathrm{C}$ decrease in temperature.

Considering that, for a 10-bit A/D converter one count is about 5 mV (assuming $\mathrm{V}_{\text {AREF }}=5 \mathrm{~V}$ ), an input leakage of 100 nA acting though an $R_{L}=50 \mathrm{k} \Omega$ of external resistance leads to an error of exactly one count ( 5 mV ); if the resistance were $100 \mathrm{k} \Omega$ the error would become two counts.

Eventual additional leakage due to external clamping diodes must also be taken into account in computing the total leakage affecting the A/D converter measurements. Another contribution to the total leakage is represented by the charge sharing effects with the sampling capacitance: being $\mathrm{C}_{S}$ substantially a switched capacitance, with a frequency equal to the conversion rate of a single channel (maximum when fixed channel continuous conversion mode is selected), it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 250 kHz , with $\mathrm{C}_{S}$ equal to 4 pF , a resistance of $1 \mathrm{M} \Omega$ is obtained $\left(R_{E Q}=1 / f_{C} C_{S}\right.$, where $f_{C}$ represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance
(sampled voltage on $C_{S}$ ) and the sum of $R_{S}+R_{F}+R_{L}+R_{S W}+R_{A D}$, the external circuit must be designed to respect the following relation:

$$
v_{A} \cdot \frac{R_{S}+R_{F}+R_{L}+R_{S W}+R_{A D}}{R_{E Q}}<\frac{1}{2} L S B
$$

The formula above provides a constraints for external network design, in particular on resistive path.

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances $C_{F} C_{P 1}$ and $C_{P 2}$ initially charged at the source voltage $V_{A}$ (refer to the equivalent circuit reported in Figure 38), when the sampling phase is started (A/D switch close), a charge sharing phenomena is installed.

Figure 39. Charge sharing timing diagram during sampling phase


In particular two different transient periods can be distinguished (see Figure 39):

- A first and quick charge transfer from the internal capacitance $C_{P 1}$ and $C_{P 2}$ to the sampling capacitance $C_{S}$ occurs ( $C_{S}$ is supposed initially completely discharged): considering a worst case (since the time constant in reality would be faster) in which $C_{P 2}$ is reported in parallel to $C_{P 1}$ (call $C_{P}=C_{P 1}+C_{P 2}$ ), the two capacitance $C_{P}$ and $C_{S}$ are in series, and the time constant is:

$$
\tau_{1}=\left(R_{S W}+R_{A D}\right) \cdot \frac{C_{P} \cdot C_{S}}{C_{P}+C_{S}}
$$

This relation can again be simplified considering only $\mathrm{C}_{\mathrm{S}}$ as an additional worst condition. In reality, the transient is faster, but the A/D Converter circuitry has been designed to be robust also in the very worst case: the sampling time $T_{S}$ is always much longer than the internal time constant:

$$
\tau_{1}<\left(R_{S W}+R_{A D}\right) \cdot G_{S S} T_{S}
$$

The charge of $\mathrm{C}_{P_{1}}$ and $\mathrm{C}_{\mathrm{P} 2}$ is redistributed also on $\mathrm{C}_{\mathrm{S}}$, determining a new value of the voltage $\mathrm{V}_{\mathrm{A} 1}$ on the capacitance according to the following equation:

$$
\mathrm{V}_{\mathrm{A} 1} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)=\mathrm{V}_{\mathrm{A}} \cdot\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

- A second charge transfer involves also $C_{F}$ (that is typically bigger than the on-chip capacitance) through the resistance $R_{L}$ : again considering the worst case in which $C_{P 2}$ and $C_{S}$ were in parallel to $C_{P 1}$ (since the time constant in reality would be faster), the
time constant is:

$$
\tau_{2}<\mathrm{R}_{\mathrm{L}} \cdot\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}\right)
$$

In this case, the time constant depends on the external circuit: in particular imposing that the transient is completed well before the end of sampling time $T_{S}$, a constraints on $R_{L}$ sizing is obtained:

$$
10 \cdot \tau_{2}=10 \cdot R_{L} \cdot\left(C_{S}+C_{P 1}+C_{P 2}\right) \leq T_{S}
$$

Of course, $R_{L}$ shall be sized also according to the current limitation constraints, in combination with $R_{S}$ (source impedance) and $R_{F}$ (filter resistance). Being $C_{F}$ definitively bigger than $C_{P 1}, C_{P 2}$ and $C_{S}$, then the final voltage $V_{A 2}$ (at the end of the charge transfer transient) will be much higher than $\mathrm{V}_{\mathrm{A} 1}$. The following equation must be respected (charge balance assuming now $\mathrm{C}_{\mathrm{S}}$ already charged at $\mathrm{V}_{\mathrm{A} 1}$ ):

$$
\mathrm{V}_{\mathrm{A} 2}\left(\mathrm{C}_{\mathrm{S}}+\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{F}}\right)=\mathrm{V}_{\mathrm{A}} \cdot \mathrm{C}_{\mathrm{F}}+\mathrm{V}_{\mathrm{A} 1}\left(\mathrm{C}_{\mathrm{P} 1}+\mathrm{C}_{\mathrm{P} 2}+\mathrm{C}_{\mathrm{S}}\right)
$$

The two transients above are not influenced by the voltage source that, due to the presence of the $R_{F} C_{F}$ filter, is not able to provide the extra charge to compensate the voltage drop on $C_{S}$ with respect to the ideal source $V_{A}$; the time constant $R_{F} C_{F}$ of the filter is very high with respect to the sampling time ( $\mathrm{T}_{\mathrm{S}}$ ). The filter is typically designed to act as anti-aliasing (see Figure 40).

Calling $f_{0}$ the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, $\mathrm{f}_{\mathrm{F}}$ ), according to Nyquist theorem the conversion rate $\mathrm{f}_{\mathrm{C}}$ must be at least $2 f_{0}$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period $\left(T_{C}\right)$. Again the conversion period $T_{C}$ is longer than the sampling time $\mathrm{T}_{\mathrm{S}}$, which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter $R_{F} C_{F}$ is definitively much higher than the sampling time $T_{S}$, so the charge level on $\mathrm{C}_{\mathrm{S}}$ cannot be modified by the analog signal source during the time in which the sampling switch is closed

Figure 40. Anti-aliasing filter and conversion rate
Analog source bandwidth (VA)

$\mathrm{TC} \leq 2$ RFCF (Conversion rate vs. filter pole)
$\mathrm{fF}=\mathrm{f0}$ (Anti-aliasing filtering condition)
$2 \mathrm{fO} \leq \mathrm{fC}$ (Nyquist)
Sampled signal spectrum ( $\mathrm{f}_{\mathrm{C}}=$ conversion rate )


The considerations above lead to impose new constraints to the external circuit, to reduce the accuracy error due to the voltage drop on $\mathrm{C}_{\mathrm{S}}$; from the two charge balance equations
above, it is simple to derive the following relation between the ideal and real sampled voltage on $\mathrm{C}_{\mathrm{s}}$ :

$$
\frac{v_{A}}{v_{A 2}}=\frac{C_{P 1}+C_{P 2}+C_{F}}{C_{P 1}+C_{P 2}+C_{F}+C_{S}}
$$

From this formula, in the worst case (when $\mathrm{V}_{\mathrm{A}}$ is maximum, that is for instance 5 V ), assuming to accept a maximum error of half a count $(\sim 2.44 \mathrm{mV})$, it is immediately evident a constraints on $\mathrm{C}_{\mathrm{F}}$ value:

$$
C_{F}>2048 C_{S}
$$

In the next section an example of how to design the external network is provided, assuming some reasonable values for the internal parameters and making hypothesis on the characteristics of the analog signal to be sampled.

### 24.7.4.1 Example of external network sizing

The following hypothesis are formulated in order to proceed in designing the external network on A/D Converter input pins:

- Analog Signal Source Bandwidth ( $\mathrm{f}_{0}$ ): 10 kHz
- Conversion Rate ( $\mathrm{f}_{\mathrm{C}}$ ): 25 kHz
- Sampling Time $\left(T_{\mathrm{S}}\right)$ : $1 \mu \mathrm{~s}$
- Pin Input Capacitance $\left(\mathrm{C}_{\mathrm{P}_{1}}\right)$ : 5 pF
- Pin Input Routing Capacitance $\left(\mathrm{C}_{\mathrm{P} 2}\right): 1 \mathrm{pF}$
- Sampling Capacitance $\left(\mathrm{C}_{\mathrm{S}}\right)$ : 4 pF
- Maximum Input Current Injection (IINJ): 3mA
- Maximum Analog Source Voltage ( $\mathrm{V}_{\mathrm{AM}}$ ): 12 V
- Analog Source Impedance ( $\mathrm{R}_{\mathrm{S}}$ ): $100 \Omega$
- Channel Switch Resistance ( $\mathrm{R}_{\mathrm{SW}}$ ): $500 \Omega$
- Sampling Switch Resistance ( $\mathrm{R}_{\mathrm{AD}}$ ): $200 \Omega$

1. Supposing to design the filter with the pole exactly at the maximum frequency of the signal, the time constant of the filter is:

$$
\mathrm{R}_{\mathrm{C}} \mathrm{C}_{\mathrm{F}}=\frac{1}{2 \pi \mathrm{f}_{0}}=15.9 \mu \mathrm{~s}
$$

2. Using the relation between $C_{F}$ and $C_{S}$ and taking some margin (4000 instead of 2048), it is possible to define $\mathrm{C}_{\mathrm{F}}$ :

$$
C_{F}=4000 C_{S}=16 \mathrm{nF}
$$

3. As a consequence of step 1 and $2, R C$ can be chosen:

$$
R_{F}=\frac{1}{2 \pi f_{0} C_{F}}=995 \Omega \cong 1 \mathrm{k} \Omega
$$

4. Considering the current injection limitation and supposing that the source can go up to 12 V , the total series resistance can be defined as:

$$
\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{AM}}}{\mathrm{I}_{\mathrm{INJ}}}=4 \mathrm{k} \Omega
$$

from which is now simple to define the value of $R_{L}$ :

$$
\mathrm{R}_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{AM}}}{\mathrm{I}_{\mathrm{INJ}}}-\mathrm{R}_{\mathrm{F}}-\mathrm{R}_{\mathrm{S}}=2.9 \mathrm{k} \Omega
$$

5. Now the three element of the external circuit $R_{F}, C_{F}$ and $R_{L}$ are defined. Some conditions discussed in the previous paragraphs have been used to size the component, the other must now be verified. The relation which allow to minimize the accuracy error introduced by the switched capacitance equivalent resistance is in this case:

$$
\mathrm{R}_{\mathrm{EQ}}=\frac{1}{{ }_{\mathrm{C}} \mathrm{C}_{\mathrm{S}}}=10 \mathrm{M} \Omega
$$

So the error due to the voltage partitioning between the real resistive path and $\mathrm{C}_{\mathrm{S}}$ is less then half a count (considering the worst case when $V_{A}=5 \mathrm{~V}$ ):

$$
\mathrm{V}_{\mathrm{A}} \cdot \frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{SW}}+\mathrm{R}_{\mathrm{AD}}}{\mathrm{R}_{\mathrm{EQ}}}=2.35 \mathrm{mV}<\frac{1}{2} \mathrm{LSB}
$$

The other conditions to be verified is the time constants of the transients are really and significantly shorter than the sampling period duration $T_{S}$ :

$$
\begin{aligned}
& \tau_{1}=\left(R_{S W}+R_{A D}\right) \cdot C_{S}=2.8 \mathrm{~ns} \quad T_{S}=1 \mu \mathrm{~s} \\
& 10 \tau_{2}=10 R_{L} \cdot\left(C_{S}+C_{P 1}+C_{P 2}\right)=290 \mathrm{~ns} \quad T_{S}=1 \mu \mathrm{~s}
\end{aligned}
$$

For complete set of parameters characterizing the ST10F273 A/D Converter equivalent circuit, refer to Section 24.7: A/D converter characteristics on page 134.

### 24.8 AC characteristics

### 24.8.1 Test waveforms

Figure 41. Input/output waveforms


AC inputs during testing are driven at 2.4 V for a logic ' 1 ' and 0.4 V for a logic ' 0 '. Timing measurements are made at VIH Min. for a logic ' 1 ' and VIL max for a logic ' 0 '.

Figure 42. Float waveform


For timing purposes a port pin is no longer floating when VLOAD changes of $\pm 100 \mathrm{mV}$. It begins to float when a 100 mV change from the loaded VOH/VOL level occurs $(1 O H / I O L=20 \mathrm{~mA})$

### 24.8.2 Definition of internal timing

The internal operation of the ST10F273 is controlled by the internal CPU clock $\mathrm{f}_{\mathrm{CPU}}$. Both edges of the CPU clock can trigger internal (for example pipeline) or external (for example bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL".

The CPU clock signal can be generated by different mechanisms. The duration of TCL and its variation (and also the derived external timing) depends on the mechanism used to generate $\mathrm{f}_{\mathrm{CPU}}$.
This influence must be regarded when calculating the timings for the ST10F273.
The example for PLL operation shown in Figure 43 refers to a PLL factor of 4.
The mechanism used to generate the CPU clock is selected during reset by the logic levels on pins P0.15-13 (POH.7-5).

Figure 43. Generation mechanisms for the CPU clock


### 24.8.3 Clock generation modes

Next Table 69 associates the combinations of these three bits with the respective clock generation mode.

Table 69. On-chip clock generator selections


1. The external clock input range refers to a CPU clock range of $1 \ldots 64 \mathrm{MHz}$. Besides, the PLL usage is limited to 4 to 12 MHz input frequency range. All configurations need a crystal (or ceramic resonator) to generate the CPU clock through the internal oscillator amplifier (apart from Direct Drive): vice versa, the clock can be forced through an external clock source only in Direct Drive mode (on-chip oscillator amplifier disabled, so no crystal or resonator can be used).
2. The limits on input frequency are 4 to 12 MHz since the usage of the internal oscillator amplifier is required. Also when the PLL is not used and the CPU clock corresponds to $\mathrm{F}_{\mathrm{XTAL}} / 2$, an external crystal or resonator shall be used: it is not possible to force any clock though an external clock source.
3. The maximum depends on the duty cycle of the external clock signal: When 64 MHz is used, $50 \%$ duty cycle shall be granted (low phase = high phase = 7.8ns); when 32 MHz is selected, a $25 \%$ duty cycle can be accepted (minimum phase, high or low, again equal to 7.8 ns ).

### 24.8.4 Prescaler operation

When pins P0.15-13 (POH.7-5) equal '001' during reset, the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.
The frequency of $f_{\mathrm{CPU}}$ is half the frequency of $f_{\text {XTAL }}$ and the high and low time of $f_{\mathrm{CPU}}$ (i.e. the duration of an individual TCL) is defined by the period of the input clock $f_{X T A L}$.

The timings listed in the AC Characteristics that refer to TCL therefore can be calculated using the period of $\mathrm{f}_{\mathrm{XTAL}}$ for any TCL.

Note that if the bit OWDDIS in SYSCON register is cleared, the PLL runs on its free-running frequency and delivers the clock signal for the Oscillator Watchdog. If bit OWDDIS is set, then the PLL is switched off.

### 24.8.5 Direct drive

When pins P0.15-13 (POH.7-5) equal '011' during reset the on-chip phase locked loop is disabled, the on-chip oscillator amplifier is bypassed and the CPU clock is directly driven by the input clock signal on XTAL1 pin.
The frequency of CPU clock ( $f_{\mathrm{CPU}}$ ) directly follows the frequency of $\mathrm{f}_{\mathrm{XTAL}}$ so the high and low time of $f_{\mathrm{CPU}}$ (i.e. the duration of an individual TCL ) is defined by the duty cycle of the input clock $\mathrm{f}_{\mathrm{XTAL}}$.

Therefore, the timings given in this chapter refer to the minimum TCL. This minimum value can be calculated by the following formula:

$$
\begin{aligned}
\mathrm{TCL}_{\min } & =1 / \mathrm{f}_{\mathrm{XTAL}} \times D C_{\min } \\
\mathrm{DC} & =\text { duty cycle }
\end{aligned}
$$

For two consecutive TCLs, the deviation caused by the duty cycle of $f_{\text {XTAL }}$ is compensated, so the duration of 2 TCL is always $1 / \mathrm{f}_{\text {XTAL }}$.

The minimum value $\mathrm{TCL}_{\text {min }}$ has to be used only once for timings that require an odd number of TCLs $(1,3, \ldots)$. Timings that require an even number of TCLs $(2,4, \ldots)$ may use the formula:

$$
2 \mathrm{TCL}=1 / \mathrm{f}_{\mathrm{XTAL}}
$$

The address float timings in Multiplexed bus mode ( $t_{11}$ and $t_{45}$ ) use the maximum duration of $T C L\left(T C L_{\max }=1 / \mathrm{f}_{\text {XTAL }} \times D C_{\max }\right)$ instead of $\mathrm{TCL}_{\text {Min }}$
Similarly to what happen for Prescaler Operation, if the bit OWDDIS in SYSCON register is cleared, the PLL runs on its free-running frequency and delivers the clock signal for the Oscillator Watchdog. If bit OWDDIS is set, then the PLL is switched off.

### 24.8.6 Oscillator watchdog (OWD)

An on-chip watchdog oscillator is implemented in the ST10F273. This feature is used for safety operation with external crystal oscillator (available only when using direct drive mode with or without prescaler, so the PLL is not used to generate the CPU clock multiplying the frequency of the external crystal oscillator). This watchdog oscillator operates as following.

The reset default configuration enables the watchdog oscillator. It can be disabled by setting the OWDDIS (bit 4) of SYSCON register.

When the OWD is enabled, the PLL runs at its free-running frequency, and it increments the watchdog counter. On each transition of external clock, the watchdog counter is cleared. If an external clock failure occurs, then the watchdog counter overflows (after 16 PLL clock cycles).

The CPU clock signal will be switched to the PLL free-running clock signal, and the oscillator watchdog Interrupt Request is flagged. The CPU clock will not switch back to the external clock even if a valid external clock exits on XTAL1 pin. Only a hardware reset (or bidirectional Software / Watchdog reset) can switch the CPU clock source back to direct clock input.

When the OWD is disabled, the CPU clock is always the external oscillator clock (in Direct Drive or Prescaler Operation) and the PLL is switched off to decrease consumption supply current.

### 24.8.7 Phase locked loop (PLL)

For all other combinations of pins P0.15-13 (P0H.7-5) during reset the on-chip phase locked loop is enabled and it provides the CPU clock (see Table 69). The PLL multiplies the input frequency by the factor $F$ which is selected via the combination of pins P0.15-13 ( $f_{\mathrm{CPU}}=$ $\mathrm{f}_{\mathrm{XTAL}} \times \mathrm{F}$ ). With every $\mathrm{F}^{\prime}$ th transition of $\mathrm{f}_{\mathrm{XTAL}}$ the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, so the CPU clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of $\mathrm{f}_{\mathrm{CPU}}$ is constantly adjusted so it is locked to $f_{\text {XTAL. }}$. The slight variation causes a jitter of $f_{\mathrm{CPU}}$ which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances.

The real minimum value for TCL depends on the jitter of the PLL. The PLL tunes $\mathrm{f}_{\mathrm{CPU}}$ to keep it locked on $\mathrm{f}_{\text {XTAL }}$. The relative deviation of TCL is the maximum when it is referred to one TCL period.

This is especially important for bus cycles using wait states and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower Baud rates, etc.) the deviation caused by the PLL jitter is negligible. Refer to next Section 24.8.9: PLL jitter for more details.

### 24.8.8 Voltage controlled oscillator

The ST10F273 implements a PLL which combines different levels of frequency dividers with a Voltage Controlled Oscillator (VCO) working as frequency multiplier. In the following table, a detailed summary of the internal settings and VCO frequency is reported.

Table 70. Internal PLL divider mechanism

| $\begin{aligned} & \text { P0.15-13 } \\ & \text { (POH.7-5) } \end{aligned}$ | XTAL frequency | Input prescaler | PLL |  | Output prescaler | CPU frequency$f_{C P U}=f_{\text {XTAL }} \times F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Multiply by | Divide by |  |  |
| $\begin{array}{llll}1 & 1 & 1\end{array}$ | 4 to 8 MHz | $\mathrm{F}_{\text {XTAL }} / 4$ | 64 | 4 | - | $F_{\text {XTAL }} \times 4$ |
| $1 \begin{array}{lll}1 & 1 & 0\end{array}$ | 5.3 to 10.6 MHz |  | 48 |  |  | $\mathrm{F}_{\text {XTAL }} \times 3$ |
| $1 \begin{array}{lll}1 & 0 & 1\end{array}$ | 4 to 8 MHz |  | 64 | 2 |  | $\mathrm{F}_{\text {XTAL }} \times 8$ |
| 100 | 6.4 to 12 MHz |  | 40 |  |  | $\mathrm{F}_{\text {XTAL }} \times 5$ |
| $\begin{array}{lll}0 & 1 & 1\end{array}$ | 1 to 64 MHz | - | PLL bypassed |  |  | $\mathrm{F}_{\text {XTAL }} \times 1$ |
| 0 | 4 to 6.4 MHz | $\mathrm{F}_{\text {XTAL }} / 2$ | 40 | 2 | - | $\mathrm{F}_{\text {XTAL }} \times 10$ |
| 0 0001 | 4 to $12 \mathrm{MHz}{ }^{1)}$ | - | PLL bypassed |  | $\mathrm{F}_{\mathrm{PLL}} / 2$ | $\mathrm{F}_{\text {XTAL }} / 2$ |
| 000 | 4 MHz | $\mathrm{F}_{\text {XTAL }} / 2$ | 64 | 2 | - | $\mathrm{F}_{\text {XTAL }} \times 16$ |

The PLL input frequency range is limited to 1 to 3.5 MHz , while the VCO oscillation range is 64 to 128 MHz . The CPU clock frequency range when PLL is used is 16 to 64 MHz .

## Example 1

- $F_{\text {Xtal }}=4 \mathrm{MHz}$
- $\mathrm{PO}(15: 13)=$ ' 110 ' (multiplication by 3 )
- PLL input frequency $=1 \mathrm{MHz}$
- VCO frequency $=48 \mathrm{MHz}$
- PLL output frequency $=12 \mathrm{MHz}$ (VCO frequency divided by 4)
- $\quad \mathrm{F}_{\mathrm{CPU}}=12 \mathrm{MHz}$ (no effect of Output Prescaler)


## Example 2

- $\mathrm{F}_{\mathrm{XTAL}}=8 \mathrm{MHz}$
- $\mathrm{PO}(15: 13)=$ ' 100 ' (multiplication by 5 )
- PLL input frequency $=2 \mathrm{MHz}$
- VCO frequency $=80 \mathrm{MHz}$
- PLL output frequency $=40 \mathrm{MHz}$ (VCO frequency divided by 2)
- $\quad \mathrm{F}_{\mathrm{CPU}}=40 \mathrm{MHz}$ (no effect of Output Prescaler)


### 24.8.9 PLL jitter

The following terminology is hereafter defined:

## - Self referred single period jitter

Also called "Period Jitter", it can be defined as the difference of the $T_{\text {max }}$ and $T_{\text {min }}$, where $T_{\text {max }}$ is maximum time period of the PLL output clock and $\mathrm{T}_{\text {min }}$ is the minimum time period of the PLL output clock.

- Self referred long term jitter

Also called " N period jitter", it can be defined as the difference of $\mathrm{T}_{\max }$ and $\mathrm{T}_{\text {min }}$, where $\mathrm{T}_{\text {max }}$ is the maximum time difference between $\mathrm{N}+1$ clock rising edges and $\mathrm{T}_{\text {min }}$ is the minimum time difference between $\mathrm{N}+1$ clock rising edges. Here N should be kept sufficiently large to have the long term jitter. For $\mathrm{N}=1$, this becomes the single period jitter.

Jitter at the PLL output can be due to the following reasons:

- Jitter in the input clock
- Noise in the PLL loop


## Jitter in the input clock

PLL acts like a low pass filter for any jitter in the input clock. Input Clock jitter with the frequencies within the PLL loop bandwidth is passed to the PLL output and higher frequency jitter (frequency > PLL bandwidth) is attenuated @ 20dB/decade.

## Noise in the PLL loop

This contribution again can be caused by the following sources:

- Device noise of the circuit in the PLL
- Noise in supply and substrate.


## Device noise of the circuit in the PLL

The long term jitter is inversely proportional to the bandwidth of the PLL: the wider is the loop bandwidth, the lower is the jitter due to noise in the loop. Besides, the long term jitter is practically independent on the multiplication factor.
The most noise sensitive circuit in the PLL circuit is definitively the VCO (Voltage Controlled Oscillator). There are two main sources of noise: thermal (random noise, frequency independent so practically white noise) and flicker (low frequency noise, 1/f). For the frequency characteristics of the VCO circuitry, the effect of the thermal noise results in a $1 / \mathrm{f}^{2}$ region in the output noise spectrum, while the flicker noise in a $1 / f^{3}$. Assuming a noiseless PLL input and supposing that the VCO is dominated by its $1 / f^{2}$ noise, the R.M.S. value of the accumulated jitter is proportional to the square root of $N$, where N is the number of clock periods within the considered time interval.
On the contrary, assuming again a noiseless PLL input and supposing that the VCO is dominated by its $1 / f^{3}$ noise, the R.M.S. value of the accumulated jitter is proportional to $N$, where N is the number of clock periods within the considered time interval.

The jitter in the PLL loop can be modelized as dominated by the $i 1 / f^{2}$ noise for N smaller than a certain value depending on the PLL output frequency and on the bandwidth characteristics of loop. Above this first value, the jitter becomes dominated by the i1/f ${ }^{3}$ noise component. Lastly, for $N$ greater than a second value of $N$, a saturation effect is evident, so the jitter does not grow anymore when considering a longer time interval (jitter stable increasing the number of clock periods N). The PLL loop acts as a high pass filter for any noise in the loop, with cutoff frequency equal to the bandwidth of the PLL. The saturation value corresponds to what has been called self referred long term jitter of the PLL. In Figure 44 the maximum jitter trend versus the number of clock periods $N$ (for some typical CPU frequencies) is reported: the curves represent the very worst case, computed taking into account all corners of temperature, power supply and process variations: the real jitter is always measured well below the given worst case values.

## Noise in supply and substrate

Digital supply noise adds deterministic components to the PLL output jitter, independent on multiplication factor. Its effects is strongly reduced thanks to particular care used in the physical implementation and integration of the PLL module inside the device. Anyhow, the contribution of the digital noise to the global jitter is widely taken into account in the curves provided in Figure 44.

Figure 44. ST10F273 PLL jitter


### 24.8.10 PLL lock / unlock

During normal operation, if the PLL gets unlocked for any reason, an interrupt request to the CPU is generated, and the reference clock (oscillator) is automatically disconnected from the PLL input: in this way, the PLL goes into free-running mode, providing the system with a backup clock signal (free running frequency $F_{\text {free }}$ ). This feature allows to recover from a crystal failure occurrence without risking to go in an undefined configuration: the system is provided with a clock allowing the execution of the PLL unlock interrupt routine in a safe mode.

The path between reference clock and PLL input can be restored only by a hardware reset, or by a bidirectional software or watchdog reset event that forces the $\overline{\text { RSTIN }}$ pin low.
Note: $\quad$ The external RC circuit on $\overline{R S T I N}$ pin shall be properly sized in order to extend the duration of the low pulse to grant the PLL gets locked before the level at $\overline{R S T I N}$ pin is recognized high: bidirectional reset internally drives $\overline{R S T I N}$ pin low for just 1024 TCL (definitively not sufficient to get the PLL locked starting from free-running mode).

Table 71. PLL characteristics $\left[V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ]

| Symbol | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{T}_{\text {PSUP }}$ | PLL start-up time ${ }^{(1)}$ | Stable $\mathrm{V}_{\mathrm{DD}}$ and reference clock | - | 300 | $\mu \mathrm{s}$ |
| TLOCK | PLL lock-in time | Stable $\mathrm{V}_{\mathrm{DD}}$ and reference clock, starting from free-running mode | - | 250 |  |

Table 71. PLL characteristics $\left[\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{OV}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right]$

| Symbol | Parameter | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| $\mathrm{T}_{\text {JIT }}$ | Single period jitter ${ }^{(1)}$ (cycle to cycle $=2$ TCL) | 6 sigma time period variation (peak to peak) | -500 | +500 | ps |
| $\mathrm{F}_{\text {free }}$ | PLL free running frequency | Multiplication factors: 3, 4 <br> Multiplication factors: 5, 8, 10, 16 | $\begin{aligned} & 250 \\ & 500 \end{aligned}$ | $\begin{aligned} & 2000 \\ & 4000 \end{aligned}$ | kHz |

1. Not $100 \%$ tested, guaranteed by design characterization.

### 24.8.11 Main oscillator specifications

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Table 72. Main oscillator characteristics

| Sym | Parameter | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $g_{m}$ | Oscillator transconductance |  | 8 | 17 | 35 | mA/V |
| $\mathrm{V}_{\text {OSC }}$ | Oscillation amplitude ${ }^{(1)}$ | Peak to peak | - | $V_{D D}-0.4$ | - | V |
| $\mathrm{V}_{\mathrm{AV}}$ | Oscillation voltage level ${ }^{(1)}$ | Sine wave middle |  | $\mathrm{V}_{\mathrm{DD}} / 2-0.25$ | - |  |
| $\mathrm{t}_{\text {Stup }}$ | Oscillator start-up time ${ }^{(1)}$ | Stable $\mathrm{V}_{\text {DD }}$ - crystal |  | 3 | 4 | ms |
|  |  | Stable $\mathrm{V}_{\mathrm{DD}}$-resonator |  | 2 | 3 |  |

1. Not $100 \%$ tested, guaranteed by design characterization.

Figure 45. Crystal oscillator and resonator connection diagram


Table 73. Main oscillator negative resistance (module)

| $\mathbf{C}_{\mathbf{A}}=$ | $\mathbf{1 2 p F}$ | $\mathbf{1 5 p F}$ | $\mathbf{1 8 p F}$ | $\mathbf{2 2 p F}$ | $\mathbf{2 7 p F}$ | $\mathbf{3 3 p F}$ | 39pF | 47pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 MHz | $460 \Omega$ | $550 \Omega$ | $675 \Omega$ | $800 \Omega$ | $840 \Omega$ | $1000 \Omega$ | $1180 \Omega$ | $1200 \Omega$ |
| 8 MHz | $380 \Omega$ | $460 \Omega$ | $540 \Omega$ | $640 \Omega$ | $580 \Omega$ | - | - | - |
| 12 MHz | $370 \Omega$ | $420 \Omega$ | $360 \Omega$ | - | - | - | - | - |

The given values of $C_{A}$ do not include the stray capacitance of the package and of the printed circuit board: the negative resistance values are calculated assuming additional 5 pF to the values in the table. The crystal shunt capacitance $\left(C_{0}\right)$, the package and the stray capacitance between XTAL1 and XTAL2 pins is globally assumed equal to 4 pF .

The external resistance between XTAL1 and XTAL2 is not necessary, since already present on the silicon.

### 24.8.12 $\mathbf{3 2} \mathbf{~ k H z}$ oscillator specifications

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Table 74. $\quad 32 \mathrm{kHz}$ oscillator characteristics

| Symbol | Parameter | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{gm}_{\mathrm{m} 2}$ | Oscillator transconductance ${ }^{(1)}$ | Start-up | 20 | 31 | 50 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Normal run | 8 | 17 | 30 |  |
| $\mathrm{V}_{\text {OSC32 }}$ | Oscillation amplitude ${ }^{(2)}$ | Peak to peak | 0.5 | 1.0 | 2.4 | V |
| $\mathrm{V}_{\text {AV32 }}$ | Oscillation voltage level ${ }^{(2)}$ | Sine wave middle | 0.7 | 0.9 | 1.2 |  |
| $\mathrm{t}_{\text {STUP32 }}$ | Oscillator start-up time ${ }^{(2)}$ | Stable $\mathrm{V}_{\text {DD }}$ | - | 1 | 5 | S |

1. At power-on a high current biasing is applied for faster oscillation start-up. Once the oscillation is started, the current biasing is reduced to lower the power consumption of the system.
2. Not $100 \%$ tested, guaranteed by design characterization.

Figure 46. $\mathbf{3 2} \mathbf{~ k H z}$ crystal oscillator connection diagram


Table 75. Minimum values of negative resistance (module) for $\mathbf{3 2} \mathbf{~ k H z}$ oscillator

|  | $\mathrm{C}_{\mathrm{A}}=\mathbf{6 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{1 2 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{1 5 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{1 8 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{2 2 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{2 7 p F}$ | $\mathrm{C}_{\mathrm{A}}=\mathbf{3 3 p F}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 32 kHz | - | - | - | - | $150 \mathrm{k} \Omega$ | $120 \mathrm{k} \Omega$ | 90 kW |

The given values of $C_{A}$ do not include the stray capacitance of the package and of the printed circuit board: the negative resistance values are calculated assuming additional 5 pF to the values in the table. The crystal shunt capacitance $\left(\mathrm{C}_{0}\right)$ and the package capacitance between XTAL3 and XTAL4 pins is globally assumed equal to 4 pF . The external resistance between XTAL3 and XTAL4 is not necessary, since already present on the silicon.

## Warning: Direct driving on XTAL3 pin is not supported. Always use a 32 kHz crystal oscillator.

### 24.8.13 External clock drive XTAL1

When Direct Drive configuration is selected during reset, it is possible to drive the CPU clock directly from the XTAL1 pin, without particular restrictions on the maximum frequency, since the on-chip oscillator amplifier is bypassed. The speed limit is imposed by internal logic that targets a maximum CPU frequency of 64 MHz .

In all other clock configurations (Direct Drive with Prescaler or PLL usage) the on-chip oscillator amplifier is not bypassed, so it determines the input clock speed limit. Then, when the on-chip oscillator is enabled it is forbidden to use any external clock source different from crystal or ceramic resonator.

Table 76. External clock drive XTAL1 timing

| Parameter | Symbol |  | Direct drive$\mathbf{f}_{\mathrm{CPU}}=\mathrm{f}_{\mathrm{XTAL}}$ |  | Direct drive with prescaler$f_{C P U}=f_{\text {XTAL }} / 2$ |  | PLL usage$f_{C P U}=f_{\text {XTAL }} \times F$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| XTAL1 period ${ }^{1,2}$ | tosc |  | 15.625 | - | 83.3 | 250 | 83.3 | 250 | ns |
| High time ${ }^{3}$ | $\mathrm{t}_{1}$ | SR | 6 | - | 3 | - | 6 | - |  |
| Low time ${ }^{3}$ | $\mathrm{t}_{2}$ | SR | 6 | - | 3 | - | 6 | - |  |
| Rise time ${ }^{3}$ | $\mathrm{t}_{3}$ | SR | - | 2 | - | 2 | - | 2 |  |
| Fall time ${ }^{3}$ | $\mathrm{t}_{4}$ | SR | - | 2 | - | 2 | - | 2 |  |

1. The minimum value for the XTAL1 signal period shall be considered as the theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.
2. 4 to 8 MHz is the input frequency range when using an external clock source. 64 MHz can be applied with an external clock source only when Direct Drive mode is selected: in this case, the oscillator amplifier is bypassed so it does not limit the input frequency.
3. The input clock signal must reach the defined levels $\mathrm{V}_{\mathrm{IL} 2}$ and $\mathrm{V}_{\mathrm{IH} 2}$.

Figure 47. External clock drive XTAL1


Note: $\quad$ When Direct Drive is selected, an external clock source can be used to drive XTAL1. The maximum frequency of the external clock source depends on the duty cycle: when 64 MHz is used, $50 \%$ duty cycle shall be granted (low phase $=$ high phase $=7.8 \mathrm{~ns}$ ); when for instance 32 MHz is used, a 25\% duty cycle can be accepted (minimum phase, high or low, again equal to $7.8 n s$ ).

### 24.8.14 Memory cycle variables

The tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

| Description | Symbol | Values |
| :--- | :---: | :--- |
| ALE extension | $\mathrm{t}_{\mathrm{A}}$ | TCL $\times[\mathrm{ALECTL}]$ |
| Memory cycle time wait states | $\mathrm{t}_{\mathrm{C}}$ | $2 T C L \times(15-[\mathrm{MCTC}])$ |
| Memory tri-state time | $\mathrm{t}_{\mathrm{F}}$ | $2 T C L \times(1-[\mathrm{MTTC}])$ |

### 24.8.15 External memory bus timing

In next sections the external memory bus timings are reported. The given values are computed for a maximum CPU clock of 40 MHz .

It is evident that when higher CPU clock frequency is used (up to 64 MHz ), some numbers in the timing formulas become zero or negative, that in most of the cases is not acceptable or not meaningful at all. In these cases, it is necessary to relax the speed of the bus setting properly $\mathrm{t}_{\mathrm{A}}, \mathrm{t}_{\mathrm{C}}$ and $\mathrm{t}_{\mathrm{F}}$
Note: $\quad$ All external memory bus timings and SSC timings reported in the following tables are granted by design characterization and not fully tested in production.

### 24.8.16 Multiplexed bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{CL}=50 \mathrm{pF}$,
ALE cycle time $=6 \mathrm{TCL}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}+\mathrm{t}_{\mathrm{F}}$ ( 75 ns at 40 MHz CPU clock without wait states)
Table 77. Multiplexed bus timings

| Symbol |  | Parameter | $\begin{aligned} & \mathrm{F}_{\mathrm{CPU}}=40 \mathrm{MHz} \\ & \mathrm{TCL}=12.5 \mathrm{~ns} \end{aligned}$ |  | Variable CPU clock $1 / 2 \mathrm{TCL}=1$ to 64 MHz |  | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
|  | CC |  | ALE high time | $4+t_{\text {A }}$ | - | TCL - 8.5 + $\mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{6}$ | CC | Address setup to ALE | $1.5+\mathrm{t}_{\mathrm{A}}$ | - | TCL - $11+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{7}$ | CC | Address hold after ALE | $4+t_{\text {A }}$ | - | TCL - $8.5+\mathrm{t}_{\text {A }}$ | - | ns |
| $\mathrm{t}_{8}$ | CC | ALE falling edge to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (with RW-delay) | $4+t_{\text {A }}$ | - | TCL - 8.5 + $\mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{9}$ | CC | ALE falling edge to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (no RW-delay) | $-8.5+t_{\text {A }}$ | - | $-8.5+t_{\text {A }}$ | - | ns |
| $\mathrm{t}_{10}$ | CC | Address float after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (with RW-delay) | - | 6 | - | 6 | ns |
| $\mathrm{t}_{11}$ | CC | Address float after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (no RW-delay) | - | 18.5 | - | TCL + 6 | ns |
| $\mathrm{t}_{12}$ | CC | RD, WR low time (with RW-delay) | $15.5+t_{C}$ | - | $2 \mathrm{TCL}-9.5+\mathrm{t}_{C}$ | - | ns |
| $\mathrm{t}_{13}$ | CC | $\overline{R D}, \overline{W R}$ low time (no RW-delay) | $28+t_{C}$ | - | $3 T C L-9.5+t_{C}$ | - | ns |
| $\mathrm{t}_{14}$ | SR | $\overline{R D}$ to valid data in (with RW-delay) | - | $6+t_{C}$ | - | $2 \mathrm{TCL}-19+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{15}$ | SR | $\overline{\mathrm{RD}}$ to valid data in (no RW-delay) | - | $18.5+t_{C}$ | - | $3 T C L-19+t_{c}$ | ns |
| $\mathrm{t}_{16}$ | SR | ALE low to valid data in | - | $17.5+t_{\text {A }}+\mathrm{t}_{\mathrm{C}}$ | - | $3 T C L-20+t_{A}+t_{C}$ | ns |
| $\mathrm{t}_{17}$ | SR | Address/Unlatched $\overline{C S}$ to valid data in | - | $20+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}$ | - | $4 \mathrm{TCL}-30+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{18}$ | SR | Data hold after RD rising edge | 0 | - | 0 | - | ns |
| $\mathrm{t}_{19}$ | SR | Data float after $\overline{\mathrm{RD}}$ | - | $16.5+t_{F}$ | - | $2 \mathrm{TCL}-8.5+\mathrm{t}_{\mathrm{F}}$ | ns |
| $\mathrm{t}_{22}$ | CC | Data valid to $\overline{W R}$ | $10+t_{c}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| $\mathrm{t}_{23}$ | CC | Data hold after $\overline{W R}$ | $4+\mathrm{t}_{\mathrm{F}}$ | - | 2TCL - $8.5+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| $\mathrm{t}_{25}$ | CC | ALE rising edge after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $15+\mathrm{t}_{\mathrm{F}}$ | - | $2 T C L-10+t_{F}$ | - | ns |
| $\mathrm{t}_{27}$ | CC | Address/unlatched $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $10+t_{F}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| $\mathrm{t}_{38}$ | CC | ALE falling edge to latched $\overline{\mathrm{CS}}$ | $-4-t_{A}$ | $10-t_{\text {A }}$ | $-4-t_{\text {A }}$ | $10-t_{\text {A }}$ | ns |
| $\mathrm{t}_{39}$ | SR | Latched $\overline{\mathrm{CS}}$ low to valid data in | - | $16.5+t_{C}+2 t_{\text {A }}$ | - | $3 T C L-21+t_{C}+2 t_{A}$ | ns |

Table 77. Multiplexed bus timings (continued)

| Symbol |  | Parameter | $\begin{aligned} & \mathrm{F}_{\mathrm{CPU}}=40 \mathrm{MHz} \\ & \mathrm{TCL}=12.5 \mathrm{~ns} \end{aligned}$ |  | Variable CPU clock $1 / 2 \mathrm{TCL}=1$ to 64 MHz |  | 宕 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{40}$ | CC |  | Latched $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ | $27+t_{F}$ | - | $\begin{gathered} 3 T C L-10.5+ \\ t_{F} \end{gathered}$ | - | ns |
| $\mathrm{t}_{42}$ | CC | ALE fall. edge to RdCS, $\overline{\text { WrCS }}$ (with RW delay) | $7+t_{\text {A }}$ | - | TCL $-5.5+\mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{43}$ | CC | ALE fall. edge to $\overline{\text { RdCS }}, \overline{\text { WrCS }}$ (no RW delay) | $-5.5+t_{\text {A }}$ | - | $-5.5+t_{\text {A }}$ | - | ns |
| $\mathrm{t}_{44}$ | CC | Address float after $\overline{\mathrm{RdCS}}$, WrCS (with RW delay) | - | 1.5 | - | 1.5 | ns |
| $\mathrm{t}_{45}$ | CC | Address float after RdCS, WrCS (no RW delay) | - | 14 | - | TCL + 1.5 | ns |
| $\mathrm{t}_{46}$ | SR | RdCS to Valid Data in (with RW delay) | - | $4+t_{C}$ | - | $2 \mathrm{TCL}-21+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{47}$ | SR | $\overline{\mathrm{RdCS}}$ to Valid Data in (no RW delay) | - | $16.5+t_{C}$ | - | $3 T C L-21+t_{C}$ | ns |
| $\mathrm{t}_{48}$ | CC | RdCS, WrCS Low Time (with RW delay) | $15.5+t_{C}$ | - | $2 \mathrm{TCL}-9.5+\mathrm{t}_{C}$ | - | ns |
| $\mathrm{t}_{49}$ | CC | RdCS, $\overline{\text { WrCS }}$ Low Time (no RW delay) | $28+t_{C}$ | - | 3 TCL $-9.5+t_{C}$ | - | ns |
| $\mathrm{t}_{50}$ | CC | Data valid to $\overline{\text { WrCS }}$ | $10+t_{C}$ | - | $2 T C L-15+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| $\mathrm{t}_{51}$ | SR | Data hold after $\overline{\mathrm{RdCS}}$ | 0 | - | 0 | - | ns |
| $\mathrm{t}_{52}$ | SR | Data float after RdCS | - | $16.5+\mathrm{t}_{\mathrm{F}}$ | - | $2 \mathrm{TCL}-8.5+\mathrm{t}_{\mathrm{F}}$ | ns |
| $t_{54}$ | CC | Address hold after RdCS, WrCS | $6+t_{F}$ | - | $2 T C L-19+t_{F}$ | - | ns |
| $\mathrm{t}_{56}$ | CC | Data hold after $\overline{\text { WrCS }}$ | $6+t_{F}$ | - | $2 \mathrm{CCL}-19+\mathrm{t}_{\mathrm{F}}$ | - | ns |

Figure 48. External memory cycle: Multiplexed bus, with/without read/write delay, normal ALE


Figure 49. External memory cycle: Multiplexed bus, with/without read/write delay, extended ALE


Figure 50. External memory cycle: Multiplexed bus, with/without r/w delay, normal ALE, r/w CS


Figure 51. External memory cycle: Multiplexed bus, with/without r/w delay, extended ALE, r/w CS


### 24.8.17 Demultiplexed bus

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{CL}=50 \mathrm{pF}$,
ALE cycle time $=4 \mathrm{TCL}+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}+\mathrm{t}_{\mathrm{F}}$ ( 50 ns at 40 MHz CPU clock without wait states)
Table 78. Demultiplexed bus timings

| Symbol |  | Parameter | $\begin{aligned} & \mathrm{F}_{\mathrm{CPU}}=40 \mathrm{MHz} \\ & \mathrm{TCL}=12.5 \mathrm{~ns} \end{aligned}$ |  | Variable CPU Clock $1 / 2$ TCL = 1 to 64 MHz |  | 宕 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
|  | CC |  | ALE high time | $4+t_{\text {A }}$ | - | TCL - $8.5+\mathrm{t}_{\mathrm{A}}$ | - | ns |
|  | CC | Address setup to ALE | $1.5+\mathrm{t}_{\mathrm{A}}$ | - | TCL - $11+\mathrm{t}_{\mathrm{A}}$ | - | ns |
|  | CC | Address/Unlatched $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (with RW-delay) | $12.5+2 \mathrm{t}_{\mathrm{A}}$ | - | $\begin{gathered} 2 \mathrm{TCL}-12.5 \\ +2 \mathrm{t}_{\mathrm{A}} \end{gathered}$ | - | ns |
| $\mathrm{t}_{81}$ | CC | Address/Unlatched $\overline{\mathrm{CS}}$ setup to $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ (no RW-delay) | $0.5+2 t_{\text {A }}$ | - | TCL $-12+2 \mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{12}$ | CC | $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ low time (with RW-delay) | $15.5+t_{C}$ | - | $2 \mathrm{TCL}-9.5+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| $\mathrm{t}_{13}$ | CC | RD, WR low time (no RW-delay) | $28+t_{c}$ | - | $3 T C L-9.5+t_{C}$ | - | ns |
| $\mathrm{t}_{14}$ | SR | $\overline{\mathrm{RD}}$ to valid data in (with RW-delay) | - | $6+t_{C}$ | - | $2 \mathrm{TCL}-19+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{15}$ | SR | $\overline{\mathrm{RD}}$ to valid data in (no RW-delay) | - | $18.5+t_{C}$ | - | $3 T C L-19+t_{C}$ | ns |
| $\mathrm{t}_{16}$ | SR | ALE low to valid data in | - | $17.5+\mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}$ | - | $3 T C L-20+t_{A}+t_{C}$ | ns |
| $\mathrm{t}_{17}$ | SR | Address/Unlatched $\overline{\mathrm{CS}}$ to valid data in | - | $20+2 t_{A}+t_{C}$ | - | $4 \mathrm{TCL}-30+2 \mathrm{t}_{\mathrm{A}}+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{18}$ | SR | Data hold after RD rising edge | 0 | - | 0 | - | ns |
| $\mathrm{t}_{20}$ | SR | Data float after RD rising edge (with RW-delay) (1) | - | $16.5+t_{F}$ | - | $2 \mathrm{TCL}-8.5+\mathrm{t}_{\mathrm{F}}+2 \mathrm{t}_{\mathrm{A}}$ | ns |
| $\mathrm{t}_{21}$ | SR | Data float after $\overline{\mathrm{RD}}$ rising edge (no RW-delay) ${ }^{(1)}$ | - | $4+t_{F}$ | - | TCL $-8.5+\mathrm{t}_{\mathrm{F}}+2 \mathrm{t}_{\mathrm{A}}$ | ns |
| $\mathrm{t}_{22}$ | CC | Data valid to $\overline{\mathrm{WR}}$ | $10+t_{c}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| $\mathrm{t}_{24}$ | CC | Data hold after $\overline{W R}$ | $4+\mathrm{t}_{\mathrm{F}}$ | - | TCL - 8.5 + $\mathrm{t}_{\mathrm{F}}$ | - | ns |
| $\mathrm{t}_{26}$ | CC | ALE rising edge after $\overline{\mathrm{RD}}$, WR | $-10+t_{F}$ | - | $-10+t_{F}$ | - | ns |
| $\mathrm{t}_{28}$ | CC | Address/Unlatched CS hold after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}^{(2)}$ | $0+t_{F}$ | - | $0+t_{F}$ | - | ns |
| $\mathrm{t}_{28 \mathrm{~h}}$ | CC | Address/Unlatched $\overline{\mathrm{CS}}$ hold after WRH | $-5+t_{F}$ | - | $-5+t_{F}$ | - | ns |
| $\mathrm{t}_{38}$ | CC | ALE falling edge to Latched $\overline{\mathrm{CS}}$ | -4- $\mathrm{t}_{\mathrm{A}}$ | $6-t_{\text {A }}$ | $-4-t_{\text {A }}$ | $6-t_{\text {A }}$ | ns |

Table 78. Demultiplexed bus timings (continued)

| Symbol |  | Parameter | $\begin{gathered} \mathrm{F}_{\mathrm{CPU}}=40 \mathrm{MHz} \\ \mathrm{TCL}=12.5 \mathrm{~ns} \end{gathered}$ |  | Variable CPU Clock $1 / 2$ TCL = 1 to 64 MHz |  | $\frac{\square}{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{39}$ | SR |  | Latched CS low to Valid Data in | - | $16.5+\mathrm{t}_{\mathrm{C}}+2 \mathrm{t}_{\mathrm{A}}$ | - | 3 TCL $-21+t_{C}+2 t_{A}$ | ns |
| $\mathrm{t}_{41}$ | CC | Latched $\overline{\mathrm{CS}}$ hold after $\overline{\mathrm{RD}}$, WR | $2+t_{F}$ | - | TCL - $10.5+\mathrm{t}_{\mathrm{F}}$ | - | ns |
| $\mathrm{t}_{82}$ | CC | Address setup to $\overline{\text { RdCS }}$, WrCS (with RW-delay) | $14+2 t_{A}$ | - | $2 \mathrm{TCL}-11+2 \mathrm{t}_{\mathrm{A}}$ | - | ns |
| $\mathrm{t}_{83}$ | CC | Address setup to $\overline{R d C S}$, WrCS (no RW-delay) | $2+2 t_{\text {A }}$ | - | TCL $-10.5+2 t_{\text {A }}$ | - | ns |
| $\mathrm{t}_{46}$ | SR | RdCS to Valid Data in (with RW-delay) | - | $4+t_{C}$ | - | $2 \mathrm{TCL}-21+\mathrm{t}_{\mathrm{C}}$ | ns |
| $\mathrm{t}_{47}$ | SR | RdCS to Valid Data in (no RW-delay) | - | $16.5+t_{c}$ | - | $3 T C L-21+t_{C}$ | ns |
| $\mathrm{t}_{48}$ | CC | RdCS, WrCS Low Time (with RW-delay) | $15.5+t_{C}$ | - | $2 \mathrm{TCL}-9.5+\mathrm{t}_{C}$ | - | ns |
| $\mathrm{t}_{49}$ | CC | $\overline{\text { RdCS }}, \overline{W r C S}$ Low Time (no RW-delay) | $28+t_{C}$ | - | $3 T C L-9.5+t_{C}$ | - | ns |
| $\mathrm{t}_{50}$ | CC | Data valid to $\overline{\mathrm{WrCS}}$ | $10+t_{c}$ | - | $2 \mathrm{TCL}-15+\mathrm{t}_{\mathrm{C}}$ | - | ns |
| $\mathrm{t}_{51}$ | SR | Data hold after RdCS | 0 | - | 0 | - | ns |
| $\mathrm{t}_{53}$ | SR | Data float after RdCS (with RW-delay) | - | $16.5+t_{F}$ | - | $2 \mathrm{TCL}-8.5+\mathrm{t}_{\mathrm{F}}$ | ns |
| $\mathrm{t}_{68}$ | SR | Data float after RdCS (no RW-delay) | - | $4+t_{F}$ | - | TCL - $8.5+\mathrm{t}_{\mathrm{F}}$ | ns |
| $\mathrm{t}_{55}$ | CC | Address hold after RdCS, WrCS | $-8.5+t_{F}$ | - | $-8.5+t_{F}$ | - | ns |
| $\mathrm{t}_{57}$ | CC | Data hold after $\overline{\text { WrCS }}$ | $2+\mathrm{t}_{\mathrm{F}}$ | - | TCL - 10.5 + $\mathrm{t}_{\mathrm{F}}$ | - | ns |

1. RW-delay and $t_{A}$ refer to the next following bus cycle
2. Read data are latched with the same clock edge that triggers the address change and the rising $\overline{\mathrm{RD}}$ edge. Therefore address changes before the end of $\overline{\mathrm{RD}}$ have no impact on read cycles.

Figure 52. External memory cycle: Demultiplexed bus, with/without r/w delay, normal ALE


Figure 53. Exteral memory cycle: Demultiplexed bus, with/without r/w delay, extended ALE


Figure 54. External memory cycle: Demultipl. bus, with/without r/w delay, normal ALE, r/w CS


Figure 55. External memory cycle: Demultiplexed bus, without r/w delay, extended ALE, r/w CS


### 24.8.18 CLKOUT and READY

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{CL}=50 \mathrm{pF}$
Table 79. CLKOUT and READY timings

| Symbol |  | Parameter | $\begin{aligned} \mathrm{F}_{\mathrm{CPU}} & =40 \mathrm{MHz} \\ \mathrm{TCL} & =12.5 \mathrm{~ns} \end{aligned}$ |  | Variable CPU clock $1 / 2$ TCL = 1 to 64 MHz |  | 宕 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{29}$ | CC |  | CLKOUT cycle time | 25 | 25 | 2TCL | 2TCL |  |
| $\mathrm{t}_{30}$ | CC | CLKOUT high time | 9 | - | TCL - 3.5 | - |  |
| $\mathrm{t}_{31}$ | CC | CLKOUT low time | 10 | - | TCL - 2.5 | - |  |
| $\mathrm{t}_{32}$ | CC | CLKOUT rise time | - | 4 | - | 4 |  |
| $\mathrm{t}_{33}$ | CC | CLKOUT fall time | - | 4 | - | 4 |  |
| $\mathrm{t}_{34}$ | CC | CLKOUT rising edge to ALE falling edge | $-2+t_{\text {A }}$ | $8+t_{\text {A }}$ | $-2+t_{\text {A }}$ | $8+t_{\text {A }}$ |  |
| $\mathrm{t}_{35}$ | SR | Synchronous READY setup time to CLKOUT | 17 | - | 17 | - |  |
| $\mathrm{t}_{36}$ | SR | Synchronous READY hold time after CLKOUT | 2 | - | 2 | - | ns |
| $\mathrm{t}_{37}$ | SR | Asynchronous READY low time | 35 | - | $2 \mathrm{TCL}+10$ | - |  |
| $\mathrm{t}_{58}$ | SR | Asynchronous READY setup time ${ }^{(1)}$ | 17 | - | 17 | - |  |
| $\mathrm{t}_{59}$ | SR | Asynchronous READY hold time ${ }^{(1)}$ | 2 | - | 2 | - |  |
|  | SR | Async. READY hold time after $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ high (Demultiplexed bus) ${ }^{(2)}$ | 0 | $2 t_{A}+t_{C}+t_{F}$ | 0 | $2 t_{A}+t_{C}+t_{F}$ |  |

1. These timings are given for characterization purposes only, in order to assure recognition at a specific clock edge.
2. Demultiplexed bus is the worst case. For multiplexed bus $2 T C L$ are to be added to the maximum values. This adds even more time for deactivating READY. $2 t_{\mathrm{A}}$ and $\mathrm{t}_{\mathrm{C}}$ refer to the next following bus cycle, $\mathrm{t}_{\mathrm{F}}$ refers to the current bus cycle.

Figure 56. CLKOUT and READY


1. Cycle as programmed, including MCTC wait states (Example shows 0 MCTC WS).
2. The leading edge of the respective command depends on RW-delay.
3. $\overline{R E A D Y}$ sampled HIGH at this sampling point generates a READY controlled wait state, $\overline{\text { READY }}$ sampled LOW at this sampling point terminates the currently running bus cycle.
4. $\overline{\operatorname{READY}}$ may be deactivated in response to the trailing (rising) edge of the corresponding command ( $\overline{\mathrm{RD}}$ or WR).
5. If the Asynchronous $\overline{\text { READY }}$ signal does not fulfill the indicated setup and hold times with respect to CLKOUT (e.g. because CLKOUT is not enabled), it must fulfill $\mathrm{t}_{37}$ in order to be safely synchronized. This is guaranteed, if READY is removed in response to the command (see Note 4).
6. Multiplexed bus modes have a MUX wait state added after a bus cycle, and an additional MTTC wait state may be inserted here.
For a multiplexed bus with MTTC wait state this delay is two CLKOUT cycles, for a demultiplexed bus without MTTC wait state this delay is zero.
7. The next external bus cycle may start here.

### 24.8.19 External bus arbitration

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
Table 80. External bus arbitration timings

| Symbol |  | Parameter | $\begin{aligned} \mathrm{F}_{\mathrm{CPU}} & =40 \mathrm{MHz} \\ \mathrm{TCL} & =12.5 \mathrm{~ns} \end{aligned}$ |  | Variable CPU Clock $1 / 2$ TCL = 1 to 64 MHz |  | 苍 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{61}$ | SR |  | $\overline{\text { HOLD }}$ input setup time to CLKOUT | 18.5 | - | 18.5 | - | ns |
| $\mathrm{t}_{62}$ | CC | CLKOUT to HLDA high or BREQ low delay | - | 12.5 | - | 12.5 |  |  |
| $\mathrm{t}_{63}$ | CC | CLKOUT to HLDA low or $\overline{\mathrm{BREQ}}$ high delay | - | 12.5 | - | 12.5 |  |  |
| $\mathrm{t}_{64}$ | CC | $\overline{\text { CSx }}$ release ${ }^{(1)}$ | - | 20 | - | 20 |  |  |
| $\mathrm{t}_{65}$ | CC | $\overline{\mathrm{CSx}}$ drive | -4 | 15 | -4 | 15 |  |  |
| $\mathrm{t}_{66}$ | CC | Other signals release ${ }^{(1)}$ | - | 20 | - | 20 |  |  |
| $\mathrm{t}_{67}$ | CC | Other signals drive | -4 | 15 | -4 | 15 |  |  |

1. Partially tested, guaranteed by design characterization

Figure 57. External bus arbitration (releasing the bus)


1. The ST10F273 will complete the currently running bus cycle before granting bus access.
2. This is the first possibility for $\overline{\mathrm{BREQ}}$ to become active.
3. The $\overline{\mathrm{CS}}$ outputs will be resistive high (pull-up) after $\mathrm{t}_{64}$.

Figure 58. External bus arbitration (regaining the bus)


1. This is the last chance for $\overline{B R E Q}$ to trigger the indicated regain-sequence. Even if $\overline{\mathrm{BREQ}}$ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the ST10F273 requesting the bus.
2. The next ST10F273 driven bus cycle may start here.

### 24.8.2 High-speed synchronous serial interface (SSC) timing

## Master mode

$$
\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}
$$

Table 81. SSC master mode timings

| Symbol |  | Parameter | $\begin{gathered} \text { Max.Baud rate } 6.6 \mathrm{MBd}^{(1)} \\ @ \mathrm{~F}_{\mathrm{CPU}}=40 \mathrm{MHz} \\ (<S S C B R>=0002 \mathrm{~h}) \end{gathered}$ |  | Variable Baud rate (<SSCBR> $=0001 \mathrm{~h}$ - FFFFh) |  | $\frac{\square}{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{300}$ | CC |  | SSC clock cycle time ${ }^{(2)}$ | 150 | 150 | 8TCL | 262144 TCL |  |
| $\mathrm{t}_{301}$ | CC | SSC clock high time | 63 | - | $\mathrm{t}_{300} / 2-12$ | - |  |
| $\mathrm{t}_{302}$ | CC | SSC clock low time | 63 | - | $\mathrm{t}_{300} / 2-12$ | - |  |
| $\mathrm{t}_{303}$ | CC | SSC clock rise time | - | 10 | - | 10 |  |
| $\mathrm{t}_{304}$ | CC | SSC clock fall time | - | 10 | - | 10 |  |
| $\mathrm{t}_{305}$ | CC | Write data valid after shift edge | - | 15 | - | 15 |  |
| $\mathrm{t}_{306}$ | CC | Write data hold after shift edge ${ }^{(3)}$ | -2 | - | -2 | - |  |
| $\mathrm{t}_{307 \mathrm{p}}$ | SR | Read data setup time before latch edge, phase error detection on (SSCPEN = 1) | 37.5 | - | $2 \mathrm{TCL}+12.5$ | - | ns |
| $\mathrm{t}_{308 \mathrm{p}}$ | SR | Read data hold time after latch edge, phase error detection on (SSCPEN = 1) | 50 | - | 4TCL | - |  |
| $\mathrm{t}_{307}$ | SR | Read data setup time before latch edge, phase error detection off (SSCPEN = 0) | 25 | - | 2TCL | - |  |
| $\mathrm{t}_{308}$ | SR | Read data hold time after latch edge, phase error detection off (SSCPEN = 0) | 0 | - | 0 | - |  |

1. Maximum Baud rate is in reality 8 Mbaud, that can be reached with 64 MHz CPU clock and <SSCBR> set to ' 3 h ', or with 48 MHz CPU clock and <SSCBR> set to ' 2 h '. When 40 MHz CPU clock is used the maximum baudrate cannot be higher than 6.6Mbaud (<SSCBR> = '2h') due to the limited granularity of <SSCBR>. Value '1h' for <SSCBR> can be used only with CPU clock equal to (or lower than) 32 MHz .
2. Formula for SSC Clock Cycle time: $t_{300}=4$ TCL $\times(<S S C B R>+1)$ Where $<$ SSCBR $>$ represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for $\mathrm{t}_{300}$ is 125 ns (corresponding to 8 Mbaud )
3. Partially tested, guaranteed by design characterization

Figure 59. SSC master timing


1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO $=0 \mathrm{~b}$ ).
2. The bit timing is repeated for all bits to be transmitted or received.

## Slave mode

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
Table 82. SSC slave mode timings

| Symbol |  | Parameter | $\begin{gathered} \text { Max. Baud rate } \\ 6.6 \mathrm{MBd}{ }^{(1)} \\ @ \mathrm{~F}_{\text {CPU }}=40 \mathrm{MHz} \\ \text { (<SSCBR> }>0002 \mathrm{~h}) \end{gathered}$ |  | Variable Baudrate (<SSCBR> = 0001h FFFFh) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{310}$ | SR |  | SSC clock cycle time ${ }^{(2)}$ | 150 | 150 | 8TCL | 262144 TCL |  |
| $\mathrm{t}_{311}$ | SR | SSC clock high time | 63 | - | $\mathrm{t}_{310} / 2-12$ | - |  |
| $\mathrm{t}_{312}$ | SR | SSC clock low time | 63 | - | $\mathrm{t}_{310} / 2-12$ | - |  |
| $\mathrm{t}_{313}$ | SR | SSC clock rise time | - | 10 | - | 10 |  |
| $\mathrm{t}_{314}$ | SR | SSC clock fall time | - | 10 | - | 10 |  |
| $\mathrm{t}_{315}$ | CC | Write data valid after shift edge | - | 55 | - | $2 T C L+30$ |  |
| $\mathrm{t}_{316}$ | CC | Write data hold after shift edge | 0 | - | 0 | - |  |
| $\mathrm{t}_{317 \mathrm{p}}$ | SR | Read data setup time before latch edge, phase error detection on (SSCPEN $=1$ ) | 62 | - | $4 \mathrm{TCL}+12$ | - | ns |
| $\mathrm{t}_{318 \mathrm{p}}$ | SR | Read data hold time after latch edge, phase error detection on (SSCPEN = 1) | 87 | - | $6 \mathrm{TCL}+12$ | - |  |
| $\mathrm{t}_{317}$ | SR | Read data setup time before latch edge, phase error detection off (SSCPEN $=0$ ) | 6 | - | 6 | - |  |
| $\mathrm{t}_{318}$ | SR | Read data hold time after latch edge, phase error detection off (SSCPEN = 0) | 31 | - | $2 \mathrm{TCL}+6$ | - |  |

1. Maximum Baudrate is in reality 8 Mbaud, that can be reached with 64 MHz CPU clock and <SSCBR> set to '3h', or with 48 MHz CPU clock and <SSCBR> set to ' 2 h '. When 40 MHz CPU clock is used the maximum baudrate cannot be higher than 6.6 Mbaud (<SSCBR> = ' 2 h ') due to the limited granularity of <SSCBR>. Value '1h' for <SSCBR > may be used only with CPU clock lower than 32 MHz (after checking that resulting timings are suitable for the master).
2. Formula for SSC Clock Cycle time: $\mathrm{t}_{310}=4$ TCL * (<SSCBR $>+1$ )

Where <SSCBR> represents the content of the SSC Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for $\mathrm{t}_{310}$ is 125 ns (corresponding to 8 Mbaud ).

Figure 60. SSC slave timing


1. The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading clock edge is low-to-high transition (SSCPO $=0 \mathrm{~b}$ ).
2. The bit timing is repeated for all bits to be transmitted or received.

## 25 Package information

Figure 61. 144-pin plastic quad flat package

| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 4.07 |  |  | 0.160 |
| A1 | 0.25 |  |  | 0.010 |  |  |
| A2 | 3.17 | 3.42 | 3.67 | 0.125 | 0.135 | 0.144 |
| B | 0.22 |  | 0.38 | 0.009 |  | 0.015 |
| C | 0.13 |  | 0.23 | 0.005 |  | 0.009 |
| D | 30.95 | 31.20 | 31.45 | 1.219 | 1.228 | 1.238 |
| D1 | 27.90 | 28.00 | 28.10 | 1.098 | 1.102 | 1.106 |
| D3 |  | 22.75 |  |  | 0.896 |  |
| e |  | 0.65 |  |  | 0.026 |  |
| E | 30.95 | 31.20 | 31.45 | 1.219 | 1.228 | 1.238 |
| E1 | 27.90 | 28.00 | 28.10 | 1.098 | 1.102 | 1.106 |
| E3 |  | 22.75 |  |  | 0.896 |  |
| L | 0.65 | 0.80 | 0.95 | 0.026 | 0.031 | 0.037 |
| L1 |  | 1.60 |  |  | 0.063 |  |
| K |  | $0^{\circ}($ min. $), 7^{\circ}(m a x)$ |  |  |  |  |



Figure 62. 144-pin low profile quad flat package (10x10)


| Dim. | mm |  |  | inches ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| A |  |  | 1.60 |  |  | 0.063 |
| A1 | 0.05 |  | 0.15 | 0.002 |  | 0.006 |
| A2 | 1.35 | 1.40 | 1.45 | 0.053 |  | 0.057 |
| b | 0.17 | 0.22 | 0.27 | 0.007 |  | 0.011 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.008 |
| D | 21.80 | 22.00 | 22.20 | 0.858 | 0.867 | 0.874 |
| D1 | 19.80 | 20.00 | 20.20 | 0.780 | 0.787 | 0.795 |
| D3 |  | 17.50 |  |  | 0.689 |  |
| E | 21.80 | 22.00 | 22.20 | 0.858 | 0.867 | 0.874 |
| E1 | 19.80 | 20.00 | 20.20 | 0.780 | 0.787 | 0.795 |
| E3 |  | 17.50 |  |  | 0.689 |  |
| E |  | 0.50 |  |  | 0.020 |  |
| K | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |
| L1 |  | 1.00 |  |  | 0.039 |  |
|  | Number of Pins |  |  |  |  |  |
| N | 144 |  |  |  |  |  | rounded to 3 decimal digits.

## 26 Revision history

Table 83. Document revision history

| Date | Revision | Changes |  |
| :---: | :---: | :--- | :--- |
| 08-June-2006 | 1 | Initial release. |  |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

[^1]
## www.st.com


[^0]:    1) If during the reset condition ( $\overline{\text { RSTIN }}$ low), RPD voltage drops below the threshold voltage (about 2.5 V for 5 V operation), the asynchronous reset is then immediately entered. Even if RPD returns above the threshold, the reset is defnitively taken as asynchronous.
    2) Minimum RSTIN low pulse duration shall also be longer than 500ns to guarantee the pulse is not masked by the internal filter (refer to Section 21.1).
[^1]:    © 2006 STMicroelectronics - All rights reserved

    STMicroelectronics group of companies
    Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

