

# C3M0120065K

# **Silicon Carbide Power MOSFET** C3M MOSFET Technology

N-Channel Enhancement Mode

**Features** 

- C3M™ SiC MOSFET technology
- Optimized package with separate driver source pin
- 8mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q,,)
- Halogen free, RoHS compliant

#### **Benefits**

- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

## **Applications**

- Solar inverters
- DC/DC converters
- Switch Mode Power Supplies
- EV battery chargers
- **UPS**

$\mathbf{V}_{\mathtt{DS}}$	650 V
<b>I</b> <sub>D</sub> @ 25°C	22 A
-	100


120 mΩ R<sub>DS(on)</sub>

# **Package**









Part Number	Package	Marking
C3M0120065K	TO-247-4	C3M0120065K

### **Maximum Ratings**

Symbol	Parameter	Value	Unit	Note
V <sub>DSS</sub>	Drain - Source Voltage, T <sub>C</sub> = 25 °C	650	٧	
$V_{GS}$	Gate - Source voltage (Under transient events < 100 ns)	-8/+19	٧	Fig. 29
	Continuous Drain Current, V <sub>GS</sub> = 15 V, T <sub>C</sub> = 25°C			
I <sub>D</sub>	Continuous Drain Current, V <sub>GS</sub> = 15 V, T <sub>C</sub> = 100°C	16	Α	Fig. 19
I <sub>D(pulse)</sub>	Pulsed Drain Current, Pulse width t <sub>P</sub> limited by T <sub>jmax</sub>	51	Α	
P <sub>D</sub>	Power Dissipation, $T_c=25^{\circ}C$ , $T_J=175^{\circ}C$		W	Fig. 20
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature		°C	
T <sub>L</sub>	Solder Temperature, 1.6mm (0.063") from case for 10s		°C	
M <sub>d</sub>	Mounting Torque, (M3 or 6-32 screw)	1 8.8	Nm lbf-in	



Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	Note
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	650			٧	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 100 μA	
$V_{GSon}$	Gate-Source Recommended Turn-On Voltage		15		٧	Static	Fig. 20
$V_{GSoff}$	Gate-Source Recommended Turn-Off Voltage		-4		V	Static	Fig. 29
$V_{GS(th)}$	Gate Threshold Voltage	1.8	2.3	3.6	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.86 mA	Fig. 11
♥ GS(th)	Gute Threshold Voltage		1.9		V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.86 mA, T <sub>J</sub> = 175°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		1	50	μΑ	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	<u> </u>
I <sub>GSS</sub>	Gate-Source Leakage Current		10	250	nA	V <sub>GS</sub> = 15 V, V <sub>DS</sub> = 0 V	
R <sub>DS(on)</sub>	Drain-Source On-State Resistance		120	157	mΩ	V <sub>GS</sub> = 15 V, I <sub>D</sub> = 6.76 A	Fig. 4,
DS(OII)			168			V <sub>GS</sub> = 15 V, I <sub>D</sub> = 6.76 A, T <sub>J</sub> = 175°C	5,6
g <sub>fs</sub>	Transconductance		5.0	1	S	V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 6.76 A	Fig. 7
			4.9	-		$V_{DS}$ = 20 V, $I_{DS}$ = 6.76 A, $T_{J}$ = 175°C	-
C <sub>iss</sub>	Input Capacitance		640		]	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 400 \text{ V}$	
$C_{oss}$	Output Capacitance		45			F = 1 Mhz	Fig. 17, 18
Crss	Reverse Transfer Capacitance		2.3		pF	Vac = 25 mV	
$C_{\text{o(er)}}$	Effective Output Capacitance (Energy Related)		57		]	V 0 V V 0 V += 400 V	Note: 1
C <sub>o(tr)</sub>	Effective Output Capacitance (Time Related)		79		]	$V_{GS} = 0 \text{ V, } V_{DS} = 0 \text{V to } 400 \text{ V}$	Note: 1
E <sub>oss</sub>	C <sub>oss</sub> Stored Energy		4.3		μJ	V <sub>DS</sub> = 400 V, F = 1 Mhz	Fig. 16
E <sub>on</sub>	Turn-On Switching Energy (Body Diode)		34			$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_{D} = 6.76 \text{ A},$	
E <sub>OFF</sub>	Turn Off Switching Energy (Body Diode)		7		μJ	$R_{G(ext)}$ = 10 Ω, L= 237 μH, $T_J$ = 175°C FWD = Internal Body Diode of MOSFET	Fig. 25
E <sub>on</sub>	Turn-On Switching Energy (External Diode)		27			$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 6.76 \text{ A},$	1
E <sub>OFF</sub>	Turn Off Switching Energy (External Diode)		7		μJ	$R_{G(ext)}$ = 10 Ω, L= 237 μH, $T_J$ = 175°C FWD = External SiC DIODE	Fig. 25
t <sub>d(on)</sub>	Turn-On Delay Time		8				
t <sub>r</sub>	Rise Time		11		]	$V_{DD} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 6.76 \text{ A}, R_{G(ext)} = 10 \Omega$	Fig. 26
t <sub>d(off)</sub>	Turn-Off Delay Time		19		ns	Timing relative to V <sub>DS</sub>	
t <sub>f</sub>	Fall Time		11		1	I III UUCIIVE IU UU	
$R_{G(int)}$	Internal Gate Resistance		6		Ω	f = 1 MHz, V <sub>AC</sub> = 25 mV	
$Q_{gs}$	Gate to Source Charge		8			V <sub>DS</sub> = 400 V, V <sub>GS</sub> = -4 V/15 V	
$Q_{gd}$	Gate to Drain Charge		10	nC   I <sub>D</sub> = 6.76 A	I <sub>D</sub> = 6.76 A	Fig. 12	
$Q_g$	Total Gate Charge		28			Per IEC60747-8-4 pg 21	

Note (1):  $C_{o(er)}$ , a lumped capacitance that gives same stored energy as Coss while Vds is rising from 0 to 400V  $C_{o(tr)}$ , a lumped capacitance that gives same charging time as Coss while Vds is rising from 0 to 400V



# **Reverse Diode Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Тур.	Max.	Unit	Test Conditions	Note
S. 1.5. 1.	Diodo Forward Voltago	4.5		٧	$V_{GS} = -4 \text{ V, } I_{SD} = 3.4 \text{ A, } T_{J} = 25 \text{ °C}$	Fig. 8,
$V_{\text{SD}}$	Diode Forward Voltage	4.0		٧	V <sub>GS</sub> = -4 V, I <sub>SD</sub> = 3.4 A, T <sub>J</sub> = 175 °C	9, 10
Is	Continuous Diode Forward Current		16	Α	$V_{GS} = -4 \text{ V, } T_C = 25^{\circ}\text{C}$	
I <sub>S, pulse</sub>	Diode pulse Current		51	Α	$V_{GS}$ = -4 V, pulse width $t_P$ limited by $T_{jmax}$	
t <sub>rr</sub>	Reverse Recover time	8		ns		
Q <sub>rr</sub>	Reverse Recovery Charge	119		nC	V <sub>cs</sub> = -4 V, I <sub>sp</sub> = 6.76 A, V <sub>R</sub> = 400 V dif/dt = 6245 A/µs, T <sub>J</sub> = 175 °C	
I <sub>rrm</sub>	Peak Reverse Recovery Current	22		Α		
t <sub>rr</sub>	Reverse Recover time	15		ns		
Q <sub>rr</sub>	Reverse Recovery Charge	89		nC	V <sub>GS</sub> = -4 V, I <sub>SD</sub> = 6.76 A, V <sub>R</sub> = 400 V dif/dt = 1845 A/μs, Τ <sub>L</sub> = 175 °C	
I <sub>rrm</sub>	Peak Reverse Recovery Current	10		А		

## **Thermal Characteristics**

Symbol	Parameter	Тур.	Unit	Test Conditions	Note
$R_{ heta JC}$	Thermal Resistance from Junction to Case	1.53	°C/W		Fig. 21
R <sub>θJA</sub>	Thermal Resistance From Junction to Ambient	40	C/VV		Fig. 21



35

30

25

20


15

10

0.0

2.0

Drain-Source Current, I<sub>DS</sub> (A)






Figure 3. Output Characteristics T<sub>J</sub> = 175 °C

6.0

Drain-Source Voltage, V<sub>DS</sub> (V)

8.0

10.0

12.0

4.0




Figure 5. On-Resistance vs. Drain Current For Various Temperatures




Figure 2. Output Characteristics T<sub>J</sub> = 25 °C




Figure 4. Normalized On-Resistance vs. Temperature




Figure 6. On-Resistance vs. Temperature For Various Gate Voltage






Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -40 °C




Figure 9. Body Diode Characteristic at 25 °C




Figure 10. Body Diode Characteristic at 175 °C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics






Figure 13. 3rd Quadrant Characteristic at -40 °C




Figure 14. 3rd Quadrant Characteristic at 25 °C




Figure 15. 3rd Quadrant Characteristic at 175 °C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 650V)






Figure 19. Continuous Drain Current Derating vs.

Case Temperature




Figure 20. Maximum Power Dissipation Derating vs.

Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ( $V_{DD}$  = 400V)




Figure 24. Clamped Inductive Switching Energy vs.  $R_{G(ext)}$ 






Figure 25. Clamped Inductive Switching Energy vs.
Temperature




Figure 26. Switching Times vs.  $R_{\rm G(ext)}$ 






Figure 27. Clamped Inductive Switching Waveform Test Circuit




Figure 28. Body Diode Recovery Test Circuit






Figure 29.  $V_{\rm GS}$  Waveform Example



# **Package Dimensions**

Package TO-247-4L





SECTION "F-F", "G-G" AND "H-H" SCALE: NONE



### **Package Dimensions**


Package TO-247-4L

#### NOTE;

- 1. ALL METAL SURFACES: TIN PLATED, EXCEPT AREA OF CUT
- 2. DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M-1994.
- 3. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 4. 'N' IS THE NUMBER OF TERMINAL POSITIONS

SYM	MILLIN	METERS
31101	MIN	MAX
Α	4.83	5.21
A1	2.29	2.54
A2	1.91	2.16
b`	1.07	1.28
b	1.07	1.33
b1	2.39	2.94
b2	2.39	2.84
b3	1.07	1.60
b4	1.07	1.50
b5	2.39	2.69
b6	2.39	2.64
b7	1.30	1.70
c`	0.55	0.65
С	0.55	0.68
D	23.30	23.60
D1	16.25	17.65
D2	0.95	1.25
Е	15.75	16.13

MILLIMETERS				
MIN	MAX			
13.10	14.15			
3.68	5.10			
1.00	1.90			
12.38	13.43			
2.54 BSC				
5.08 BSC				
4				
17.31	17.82			
3.97	4.37			
2.35	2.65			
3.51	3.65			
5.49	6.00			
6.04	6.30			
17.5° REF.				
3.5° REF.				
4° REF.				
	MIN 13.10 3.68 1.00 12.38 2.54 5.08 17.31 3.97 2.35 3.51 5.49 6.04 17.5° 3.5°			





#### **Notes**

#### RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

#### REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body
nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited
to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical
equipment, aircraft navigation or communication or control systems, air traffic control systems.

#### **Related Links**

- SPICE Models: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Isolated Gate Driver reference design: http://wolfspeed.com/power/tools-and-support
- SiC MOSFET Evaluation Board: http://wolfspeed.com/power/tools-and-support