


Silicon Carbide Power MOSFET C3M™ MOSFET Technology

N-Channel Enhancement Mode

Features

- 3rd Generation SiC MOSFET technology
- Low inductance package with driver source pin
- 7mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant



Wolfspeed, Inc. is in the process of rebranding its products and related materials pursuant to the entity name change from Cree, Inc. to Wolfspeed, Inc. During this transition period, products received may be marked with either the Cree name and/or logo or the Wolfspeed name and/or logo.

Ordering Part Number	Package	Marking	
C3M0120065J	TO-263-7	C3M0120065J	

Applications

- Solar inverters
- DC/DC converters
- Switch Mode Power Supplies
- EV battery chargers
- UPS

Benefits

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency
- Easy to parallel and simple to drive
- Enable new hard switching PFC topologies (Totem-Pole)

Key Parameters

Parameter	Symbol	Min.	Тур.	Max	Unit	Conditions	Note
Drain - Source Voltage	V _{DS}			650		T _c = 25°C	
Maximum Gate - Source Voltage	V _{GS(max)}	-8		+19	v	Transient	
Operational Gate-Source Voltage	V _{GS op}		-4/15			Static	Note 1
DC Continuous Drain Current	I _D			21		$V_{GS} = 15 \text{ V}, T_{C} = 25 \text{ °C}, T_{J} \le 175 \text{ °C}$	Fig. 19 Note 2
				15	A	$V_{GS} = 15 \text{ V}, T_{C} = 100 \text{ °C}, T_{J} \le 175 \text{ °C}$	
Pulsed Drain Current	I _{DM}			51		t_{Pmax} limited by T_{jmax} $V_{GS} = 15V$, $T_{C} = 25$ °C	Fig. 22
Power Dissipation	P _D			86	W	$T_{c} = 25 ^{\circ} \text{C}, T_{J} = 175 ^{\circ} \text{C}$	Fig. 20
Operating Junction and Storage Temperature	T _J , T _{stg}			-40 to +175	°C		
Solder Temperature	T _L			260		According to JEDEC J-STD-020	

 $Note~(1): Recommended~turn-on~gate~voltage~is~15V~with~\pm 5\%~regulation~tolerance, see~Application~Note~PRD-04814~for~additional~details~tolerance, see~Application~details~tolerance, see~App$

Note (2): Verified by design

Electrical Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note	
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	650	_	_		$V_{GS} = 0 \text{ V}, I_{D} = 100 \mu\text{A}$		
	.,	1.8	2.3	3.6	V	$V_{DS} = V_{GS}, I_{D} = 1.86 \text{ mA}$	Fig. 11	
Gate Threshold Voltage	$V_{GS(th)}$	_	1.9	_		$V_{DS} = V_{GS}$, $I_D = 1.86$ mA, $T_J = 175$ °C		
Zero Gate Voltage Drain Current	I _{DSS}	_	1	50	μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$		
Gate-Source Leakage Current	I _{GSS}	_	10	250	nA	$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$		
Duain Causaa On Stata Basistanaa	_	_	120	157		$V_{GS} = 15 \text{ V}, I_D = 6.76 \text{ A}$	Fig.	
Drain-Source On-State Resistance	R _{DS(on)}	_	168	_	mΩ	$V_{GS} = 15 \text{ V}, I_D = 6.76 \text{ A}, T_J = 175^{\circ}\text{C}$	4, 5, 6	
Transcanductores	_		5.0		_	$V_{DS} = 20 \text{ V}, I_{DS} = 6.76 \text{ A}$	F. 7	
Transconductance	g fs	_	4.9	_	S	$V_{DS} = 20 \text{ V}, I_{DS} = 6.76 \text{ A}, T_{J} = 175 ^{\circ}\text{C}$	Fig. 7	
Input Capacitance	C _{iss}	_	640	_		$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 400 \text{ V}$	Fig. 17, 18	
Output Capacitance	C _{oss}	_	45	_		f = 1 Mhz		
Reverse Transfer Capacitance	C _{rss}	_	2.3	_	pF	V _{AC} = 25 mV		
Effective Output Capacitance (Energy Related)	C _{o(er)}	_	57	_		V 0VV 0VV 400V	Note 3	
Effective Output Capacitance (Time Related)	C _{o(tr)}	_	79	_		$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V to } 400 \text{ V}$		
C _{oss} Stored Energy	E _{oss}	_	4.3	_		V _{DS} = 400 V, f = 1 Mhz	Fig. 16	
Turn-On Switching Energy (Body Diode)	Eon	_	28	_	μJ $V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_D = 6.76 \text{ A}$		1	
Turn Off Switching Energy (Body Diode)	E _{off}	_	6	_		$R_{G(ext)} = 10 \Omega$, L= 237 μ H, $T_J = 175^{\circ}$ C FWD = Internal Body Diode of MOSFET		
Turn-On Delay Time	t _{d(on)}	_	8	_				
Rise Time	t _r	_	9	_		$V_{DD} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 6.76 \text{ A}, R_{G(ext)} = 10 \Omega$	Fig. 26	
Turn-Off Delay Time	t _{d(off)}	_	18	_	ns	Timing relative to V _{DS}		
Fall Time	t _f	_	9	_		Inductive load		
Internal Gate Resistance	R _{G(int)}	_	6	_	Ω	f = 1 MHz, V _{AC} = 25 mV		
Gate to Source Charge	Qgs	_	8	_				
Gate to Drain Charge	$Q_{\rm gd}$	_	7	_	nC	$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 6.76 \text{ A}$	Fig. 12	
Total Gate Charge	Qg	_	26	_		Per IEC60747-8-4 pg 21		

Note

 $^{^3}$ C_{o(et)}, a lumped capacitance that gives same stored energy as C_{oss} while V_{DS} is rising from 0 to 400V C_{o(tr)}, a lumped capacitance that gives same charging time as C_{oss} while V_{DS} is rising from 0 to 400V

Reverse Diode Characteristics ($T_c = 25$ °C unless otherwise specified)

Parameter	Symbol	Тур.	Max.	Unit	Test Conditions	Notes
Diada Famuand Valtage	V	4.5	_	V	$V_{GS} = -4 \text{ V}, I_{SD} = 3.4 \text{ A}, T_{J} = 25^{\circ}\text{C}$	Fig.
Diode Forward Voltage	V_{SD}	4.0	_		V _{GS} = -4 V, I _{SD} = 3.4 A, T _J = 175°C	8, 9, 10
Continuous Diode Forward Current	Is	_	15		V _{GS} = -4 V, T _C = 25°C	
Diode pulse Current	I _{S, pulse}	_	51	A $V_{GS} = -4 V$, pulse width t_P limited by T_{jmax}		
Reverse Recovery Time	t _{rr}	8	_	ns		
Reverse Recovery Charge	Qrr	78	_	nC	$V_{GS} = -4 \text{ V}, I_{SD} = 6.76 \text{ A}, V_{R} = 400 \text{ V}$ $di_{c}/dt = 5470 \text{ A}/\mu\text{s}, T_{J} = 175^{\circ}\text{C}$	
Peak Reverse Recovery Current	I _{RRM}	16	_	Α	,, , , , .,	
Reverse Recovery Time	t _{rr}	9	_	ns		
Reverse Recovery Charge	Qrr	41	_	nC	$V_{GS} = -4 \text{ V}, I_{SD} = 6.76 \text{ A}, V_{R} = 400 \text{ V}$ $di_{c}/dt = 3650 \text{ A}/\mu\text{s}, T_{J} = 175^{\circ}\text{C}$	
Peak Reverse Recovery Current	I _{RRM}	7	_	Α	σ., μο, τη 210 σ	

Thermal Characteristics

Parameter	Symbol	Тур.	Unit	Note
Thermal Resistance from Junction to Case	R _{θJC}	1.73	96.04	Fig. 21
Thermal Resistance From Junction to Ambient	$R_{\theta JA}$	40	°C/W	Fig. 21

Typical Performance




Figure 1. Output Characteristics T_J = -40°C




Figure 3. Output Characteristics T_J = 175°C

Drain-Source Voltage, V_{DS} (V)




Figure 5. On-Resistance vs. Drain Current For Various Temperatures




Figure 2. Output Characteristics $T_1 = 25^{\circ}C$




Figure 4. Normalized On-Resistance vs. Temperature




Figure 6. On-Resistance vs. Temperature For Various Gate Voltage




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 9. Body Diode Characteristic at 25°C




Figure 11. Threshold Voltage vs. Temperature




Figure 8. Body Diode Characteristic at -40°C




Figure 10. Body Diode Characteristic at 175°C




Figure 12. Gate Charge Characteristics





Figure 13. 3rd Quadrant Characteristic at -40°C






Figure 15. 3rd Quadrant Characteristic at 175°C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200 V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 650 V)




Figure 19. Continuous Drain Current Derating vs. Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 400 \text{ V}$)




Figure 20. Maximum Power Dissipation Derating vs. Case Temperature




Figure 22. Safe Operating Area




Figure 24. Clamped Inductive Switching Energy vs. R_{G(ext)}




Figure 25. Clamped Inductive Switching Energy vs. Temperature




Figure 26. Switching Times vs. R_{G(ext)}

Test Circuit Schematic






Figure 27. Clamped Inductive Switching Waveform Test Circuit

Package Dimensions - Package 7L D2PAK



Recommended Solder Pad Layout



Revision History

Current Revision	Date of Release	Description of Changes
1	January-2021	N/A
2	December-2023	Updated Wolfspeed branding, package drawing, package image, solder pad layout, added Rev history, Table 1 layout revised

Related Links

- SPICE Models
- SiC MOSFET Isolated Gate Driver reference design
- SiC MOSFET Evaluation Board

Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

The Silicon Carbide MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive VDS overshoot.

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

Contact info:

4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 www.wolfspeed.com/power