## 64/80/100-Pin, General Purpose, 16-Bit Flash Microcontrollers with LCD Controller and nanoWatt XLP Technology

## Extreme Low-Power Features:

- Multiple Power Management Options for Extreme Power Reduction:
- Vbat allows the device to transition to a back-up battery for the lowest power consumption with RTCC
- Deep Sleep allows near total power-down, with the ability to wake-up on external triggers
- Sleep and Idle modes selectively shut down peripherals and/or core for substantial power reduction and fast wake-up
- Doze mode allows CPU to run at a lower clock speed than peripherals
- Alternate Clock modes Allow On-the-Fly Switching to a Lower Clock Speed for Selective Power Reduction
- Extreme Low-Power Current Consumption for Deep Sleep:
- WDT: 270 nA @ 3.3V typical
- RTCC: $400 \mathrm{nA} @ 32 \mathrm{kHz}, 3.3 \mathrm{~V}$ typical
- Deep Sleep current, 40 na, 3.3V typical


## Peripheral Features:

- LCD Display Controller:
- Up to 60 segments by 8 commons
- Internal charge pump and low-power, internal resistor biasing
- Operation in Sleep mode
- Up to Five External Interrupt Sources
- Peripheral Pin Select (PPS): Allows Independent I/O Mapping of Many Peripherals
- Five 16 -Bit Timers/Counters with Prescaler:
- Can be paired as 32-bit timers/counters
- Six-Channel DMA supports All Peripheral modules
- Minimizes CPU overhead and increases data throughput


## Peripheral Features (continued):

- Seven Input Capture modules, each with a Dedicated 16-Bit Timer
- Seven Output Compare/PWM modules, each with a Dedicated 16-Bit Timer
- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC):
- Runs in Deep Sleep and Vbat modes
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- Two $I^{2} \mathrm{C}^{\text {TM }}$ modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Four UART modules:
- Support RS-485, RS-232 and LIN/J2602
- On-chip hardware encoder/decoder for IrDA ${ }^{\circledR}$
- Auto-wake-up on Auto-Baud Detect
- 4-level deep FIFO buffer
- Programmable 32-bit Cyclic Redundancy Check (CRC) Generator
- Digital Signal Modulator Providers On-Chip FSK and PSK Modulation for a Digital Signal Stream
- Configurable Open-Drain Outputs on Digital I/O Pins
- High-Current Sink/Source ( $18 \mathrm{~mA} / 18 \mathrm{~mA}$ ) on All I/O Pins


## Analog Features:

- 10/12-Bit, 24-Channel Analog-to-Digital (A/D) Converter:
- Conversion rate of 500 ksps (10-bit), 200 ksps (12-bit)
- Conversion available during Sleep and Idle
- Three Rail-to-Rail Enhanced Analog Comparators with Programmable Input/Output Configuration
- On-Chip Programmable Voltage Reference
- Charge Time Measurement Unit (CTMU):
- Used for capacitive touch sensing, up to 24 channels
- Time measurement down to 1 ns resolution
- CTMU temperature sensing

| Device | $\underset{\sim}{n}$ | Memory |  | Remappable Peripherals |  |  |  |  | $\begin{aligned} & \text { sen } \\ & \text { Nu } \end{aligned}$ |  |  | $\begin{aligned} & \frac{\mathrm{C}}{\mathrm{U}} \\ & \underset{\mathrm{D}}{\mathrm{D}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \frac{\pi}{0} \\ & \text { 즐 } \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \text { V } \\ \stackrel{1}{5} \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | $\overline{\mathbf{0}}$ |  |  |  |  |  |  |  |  |
| PIC24FJ128GA310 | 100 | 128K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 24 | 3 | 24 | Y | 480 | Y | Y |
| PIC24FJ128GA308 | 80 | 128K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 16 | 3 | 16 | Y | 368 | Y | Y |
| PIC24FJ128GA306 | 64 | 128K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 16 | 3 | 16 | Y | 240 | Y | Y |
| PIC24FJ64GA310 | 100 | 64K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 24 | 3 | 24 | Y | 480 | Y | Y |
| PIC24FJ64GA308 | 80 | 64K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 16 | 3 | 16 | Y | 368 | Y | Y |
| PIC24FJ64GA306 | 64 | 64K | 8K | 5 | 7 | 7 | 4 | 2 | 2 | 16 | 3 | 16 | Y | 240 | Y | Y |

## PIC24FJ128GA310 FAMILY

## High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator:
- $4 x$ PLL option
- Multiple clock divide options
- Fast start-up
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- $16 \times 16$-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory


## Special Microcontroller Features:

- Operating Voltage Range of 2.0 V to 3.6 V
- Two On-Chip Voltage Regulators (1.8V and 1.2 V ) for Regular and Extreme Low-Power Operation
- 20,000 Erase/Write Cycle Endurance Flash Program Memory, typical
- Flash Data Retention: 20 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output
- In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and In-Circuit Emulation (ICE) via 2 Pins
- JTAG Boundary Scan Support
- Fail-Safe Clock Monitor Operation:
- Detects clock failure and switches to on-chip, low-power RC oscillator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with Operation below Vbor
- Low-Voltage Detect (LVD)
- Flexible Watchdog Timer (WDT) with its own RC Oscillator for Reliable Operation
- Standard and Ultra Low-Power Watchdog Timers (WDT) for Reliable Operation in Standard and Deep Sleep modes


## Pin Diagrams



## PIC24FJ128GA310 FAMILY

## Pin Diagrams (continued)



## Pin Diagrams (continued)



Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select feature. Shaded pins indicate pins that are tolerant up to +5.5 V .
Note: Pinouts are subject to change.

## Pin Diagrams (continued)

## 121-Pin BGA (Top View)

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RE4 | RE3 | RG13 | RE0 | RG0 | RF1 | Vbat | N/C | RD12 | RD2 | RD1 |
| B | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | N/C | RG15 | RE2 | RE1 | RA7 | RF0 | Vcap/ <br> Vddcore | RD5 | RD3 | Vss | RC14 |
| C | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RE6 | VdD | RG12 | RG14 | RA6 | N/C | RD7 | RD4 | N/C | RC13 | RD11 |
| D | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RC1 | RE7 | RE5 | N/C | N/C | N/C | RD6 | RD13 | RD0 | N/C | RD10 |
| E | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $0$ | $\bigcirc$ | $0$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RC4 | RC3 | RG6 | $\mathrm{RC} 2$ | $\mathrm{N} / \mathrm{C}$ | RG1 | $\mathrm{N} / \mathrm{C}$ | RA15 | RD8 | RD9 | RA14 |
| F | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | $\overline{\text { MCLR }}$ | RG8 | RG9 | RG7 | Vss | N/C | N/C | VDD | $\begin{aligned} & \mathrm{OSCI} / \\ & \text { RC12 } \end{aligned}$ | Vss | $\begin{aligned} & \text { OSCO/ } \\ & \text { RC15 } \end{aligned}$ |
| G | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RE8 | RE9 | RA0 | N/C | VDD | Vss | Vss | N/C | RA5 | RA3 | RA4 |
| H | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RB5 | RB4 | N/C | N/C | N/C | VDD | N/C | RF7 | RF6 | RG2 | RA2 |
| J | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RB3 | RB2 | RB7 | AVDD | RB11 | RA1 | RB12 | N/C | N/C | RF8 | RG3 |
| K | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RB1 | RB0 | RA10 | RB8 | N/C | RF12 | RB14 | VDD | RD15 | RF3 | RF2 |
| L | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | RB6 | RA9 | AVss | RB9 | RB10 | RF13 | RB13 | RB15 | RD14 | RF4 | RF5 |

Legend: Shaded pins indicate pins that are tolerant up to +5.5 V .
Note: See Table 1 for complete pinout descriptions. Pinouts are subject to change.

TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| A1 | SEG63/PMD4/LVDIN/CTED8/CN62/RE4 | E1 | AN16/RPI41/SEG53/PMCS2/CN48/RC4 |
| A2 | COM0/PMD3/CTED9/CN61/RE3 | E2 | RPI40/SEG33/CN47/RC3 |
| A3 | SEG62/CTED10/CN80/RG13 | E3 | AN17/C1IND/RP21/SEG0/PMA5/CN8/RG6 |
| A4 | COM3/PMD0/CN58/RE0 | E4 | RPI39/SEG52/CN46/RC2 |
| A5 | SEG50/PMD8/CN77/RG0 | E5 | N/C |
| A6 | SEG48/COM4/PMD10/CN69/RF1 | E6 | SEG46/PMD9/CN78/RG1 |
| A7 | Vbat | E7 | N/C |
| A8 | N/C | E8 | RPI35/SEG43/PMBE1/CN44/RA15 |
| A9 | RPI42/SEG44/PMD12/CN57/RD12 | E9 | RP2/SEG13/RTCC/CN53/RD8 |
| A10 | RP23ISEG21/PMACK1/CN51/RD2 | E10 | RP4/SEG14/PMACK2/CN54/RD9 |
| A11 | RP24/SEG20/CN50/RD1 | E11 | RPI36/SEG42/PMA22/CN43/RA14 |
| B1 | N/C | F1 | $\overline{\mathrm{MCLR}}$ |
| B2 | SEG51/CTED3/CN82/RG15 | F2 | VLCAP2/AN19/C2IND/RP19/PMA3/CN10/RG8 |
| B3 | COM1/PMD2/CN60/RE2 | F3 | AN20/C2INC/RP27ISEG1/PMA2/CN11/RG9 |
| B4 | COM2/PMD1/CN59/RE1 | F4 | VLCAP1/AN18/C1INC/RP26/PMA4/CN9/RG7 |
| B5 | AN22/SEG59/PMA17/CN40/RA7 | F5 | Vss |
| B6 | SEG27/PMD11/CN68/RF0 | F6 | N/C |
| B7 | VCAP | F7 | N/C |
| B8 | RP20/SEG24/PMRD/CN14/RD5 | F8 | VdD |
| B9 | RP22/SEG22/PMBE0/CN52/RD3 | F9 | OSCI/CLKI/CN23/RC12 |
| B10 | Vss | F10 | Vss |
| B11 | RPI37/SOSCO/SCLKI/RC14 | F11 | OSCO/CLKO/CN22/RC15 |
| C1 | PMD6/LCDBIAS1/CN64/RE6 | G1 | RPI33/SEG34/PMCS1/CN66/RE8 |
| C2 | VDD | G2 | AN21/RPI34/SEG35/PMPA19/CN67/RE9 |
| C3 | SEG61/CN79/RG12 | G3 | TMS/SEG49/CTEDO/CN33/RA0 |
| C4 | SEG60/PMA16/CTED11/CN81/RG14 | G4 | N/C |
| C5 | AN23/SEG58/CN39/RA6 | G5 | VDD |
| C6 | N/C | G6 | Vss |
| C7 | C3INA/SEG26/PMD15/CN16/RD7 | G7 | Vss |
| C8 | RP25/SEG23/PMWR/CN13/RD4 | G8 | N/C |
| C9 | N/C | G9 | TDO/CN38/RA5 |
| C10 | SOSCI/RC13 | G10 | SDA2/SEG57/PMA20/CN36/RA3 |
| C11 | RP12/SEG16/C3INC/PMA14/CS1/CN56/RD11 | G11 | TDI/PMA21/CN37/RA4 |
| D1 | RPI38/SEG32/CN45/RC1 | H1 | PGEC3/AN5/C1INA/RP18/SEG2/CN7/RB5 |
| D2 | PMD7/LCDBIAS0/CN65/RE7 | H2 | PGED3/AN4/C1INB/RP28/SEG3/CN6/RB4 |
| D3 | PMD5/CTED4/LCDBIAS2/CN63/RE5 | H3 | N/C |
| D4 | N/C | H4 | N/C |
| D5 | N/C | H5 | N/C |
| D6 | N/C | H6 | VdD |
| D7 | C3INB/SEG25/PMD14/CN15/RD6 | H7 | N/C |
| D8 | SEG45/PMD13/CN19/RD13 | H8 | CN83/RF7 |
| D9 | RP11/SEG17/CN49/RD0 | H9 | INT0/CN84/RF6 |
| D10 | N/C | H10 | SCL1/SEG28/CN72/RG2 |
| D11 | RP3/SEG15/C3IND/PMA15/CS2/CN55/RD10 | H11 | SCL2/SEG56/CN35/RA2 |

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.
Note: Pinouts are subject to change.

## PIC24FJ128GA310 FAMILY

TABLE 1: COMPLETE PIN FUNCTION DESCRIPTIONS FOR 121-PIN DEVICES (CONTINUED)

| Pin | Function | Pin | Function |
| :---: | :--- | :---: | :--- |
| J1 | AN3/C2INA/SEG4/CN5/RB3 | K7 | AN14/RP14/SEG8/CTPLS/CTED5/PMA1/CN32/RB14 |
| J2 | AN2/C2INB/RP13/SEG5/CTCMP/CTED13/CN4/RB2 | K8 | VDD |
| J3 | PGED2/AN7/RP7/CN25/RB7 | K9 | RP5/SEG39/CN21/RD15 |
| J4 | AVDD | K10 | RP16/SEG12/CN71/RF3 |
| J5 | AN11/PMA12/CN29/RB11 | K11 | RP30/SEG40/CN70/RF2 |
| J6 | TCK/CN34/RA1 | L1 | PGEC2/AN6/RP6/LCDBIAS3/CN24/RB6 |
| J7 | AN12/SEG18/CTED2/PMA11/CN30/RB12 | L2 | VREF-/SEG36/PMA7/CN41/RA9 |
| J8 | N/C | L3 | AVss |
| J9 | N/C | L4 | AN9/RP9/COM6/SEG30/T1CK/CN27/RB9 |
| J10 | RP15/SEG41/CN74/RF8 | L5 | CVREF/AN10/COM5/SEG29/PMA13/CN28/RB10 |
| J11 | SDA1/SEG47/CN73/RG3 | L6 | RP31/SEG54/CN76/RF13 |
| K1 | PGEC1/CVREF-/AN1/RP1/SEG6/CTED12/CN3/RB1 | L7 | AN13/SEG19/CTED1/PMA10/CN31/RB13 |
| K2 | PGD1/CVREF+/AN0/RP0/SEG7/CN2/RB0 | L8 | AN15/RP29/SEG9/CTED6/REFO/PMA0/CN12/RB15 |
| K3 | VREF+/SEG37/PMA6/CN42/RA10 | L9 | RPI43/SEG38/CN20/RD14 |
| K4 | AN8/RP8/COM7/SEG31/CN26/RB8 | L10 | RP10/SEG10/PMA9/CN17/RF4 |
| K5 | N/C | L11 | RP17/SEG11/PMA8/CN18/RF5 |
| K6 | RPI32/SEG55/CTED7/PMA18/CN75/RF12 |  |  |

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select functions.
Note: Pinouts are subject to change.

## Table of Contents

1.0 Device Overview ..... 11
2.0 Guidelines for Getting Started with 16-bit Microcontrollers ..... 29
3.0 CPU ..... 35
4.0 Memory Organization ..... 41
5.0 Direct Memory Access Controller (DMA) ..... 75
6.0 Flash Program Memory ..... 83
7.0 Resets ..... 89
8.0 Interrupt Controller ..... 95
9.0 Oscillator Configuration ..... 145
10.0 Power-Saving Features ..... 155
11.0 I/O Ports ..... 167
12.0 Timer1 ..... 197
13.0 Timer2/3 and Timer4/5 ..... 199
14.0 Input Capture with Dedicated Timers ..... 205
15.0 Output Compare with Dedicated Timers ..... 211
16.0 Serial Peripheral Interface (SPI) ..... 221
17.0 Inter-Integrated Circuit ${ }^{T M}\left(I^{2} \mathrm{C}^{\mathrm{TM}}\right)$ ..... 233
18.0 Universal Asynchronous Receiver Transmitter (UART) ..... 241
19.0 Data Signal Modulator ..... 249
20.0 Enhanced Parallel Master Port (EPMP) ..... 253
21.0 Liquid Crystal Display (LCD) Controller. ..... 265
22.0 Real-Time Clock and Calendar (RTCC) ..... 275
23.0 32-Bit Programmable Cyclic Redundancy Check (CRC) Generator ..... 289
24.0 12-Bit A/D Converter with Threshold Scan ..... 295
25.0 Triple Comparator Module. ..... 315
26.0 Comparator Voltage Reference ..... 321
27.0 Charge Time Measurement Unit (CTMU) ..... 323
28.0 High/Low-Voltage Detect (HLVD) ..... 331
29.0 Section Special Features ..... 333
30.0 Development Support ..... 347
31.0 Instruction Set Summary ..... 351
32.0 Electrical Characteristics ..... 359
33.0 Packaging Information. ..... 377
Appendix A: Revision History. ..... 393
Index ..... 395
The Microchip Web Site ..... 401
Customer Change Notification Service ..... 401
Customer Support ..... 401
Reader Response ..... 402
Product Identification System ..... 403

## PIC24FJ128GA310 FAMILY

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://wwww.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ64GA306
- PIC24FJ128GA306
- PIC24FJ64GA308
- PIC24FJ128GA308
- PIC24FJ64GA310 • PIC24FJ128GA310

The PIC24FJ128GA310 family adds many new features to Microchip's 16-bit microcontrollers, including new ultra low-power features, Direct Memory Access (DMA) for peripherals, and a built-in LCD Controller and Driver. Together, these provide a wide range of powerful features in one economical and power-saving package.

### 1.1 Core Features

### 1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16 -bit modified Harvard architecture, first introduced with Microchip's dsPIC ${ }^{\circledR}$ Digital Signal Controllers (DSCs). The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 32 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A $17 \times 17$ hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as ' $C$ '
- Operational performance up to 16 MIPS


### 1.1.2 nanoWatt XLP POWER-SAVING TECHNOLOGY

The PIC24FJ128GA310 family of devices introduces a greatly-expanded range of power-saving operating modes for the ultimate in power conservation. The new modes include:

- Retention Sleep, with essential circuits being powered from a separate low-voltage regulator
- Deep Sleep without RTCC, for the lowest possible power consumption under software control
- VBAT mode (with or without RTCC), to continue operation limited operation from a back-up battery when VDD is removed

Many of these new low-power modes also support the continuous operation of the low-power, on-chip Real-Time Clock/Calendar (RTCC), making it possible for an application to keep time while the device is otherwise asleep.
Aside from these new features, PIC24FJ128GA310 family devices also include all of the legacy power-saving features of previous PIC24F microcontrollers, such as:

- On-the-Fly Clock Switching, allowing the selection of a lower-power clock during run time
- Doze Mode Operation, for maintaining peripheral clock speed while slowing the CPU clock
- Instruction-Based Power-Saving Modes, for quick invocation of Idle and the many Sleep modes.


### 1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ128GA310 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes
- Two External Clock modes
- A Phase Lock Loop (PLL) frequency multiplier, which allows clock speeds of up to 32 MHz
- A Fast Internal Oscillator (FRC) (nominal 8 MHz output) with multiple frequency divider options
- A separate Low-Power Internal RC Oscillator (LPRC) ( 31 kHz nominal) for low-power, timing-insensitive applications.
The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.


### 1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.
The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

## PIC24FJ128GA310 FAMILY

### 1.2 DMA Controller

PIC24FJ128GA310 family devices also introduce a new Direct Memory Access Controller (DMA) to the PIC24F architecture. This module acts in concert with the CPU, allowing data to move between data memory and peripherals without the intervention of the CPU, increasing data throughput and decreasing execution time overhead. Six independently programmable channels make it possible to service multiple peripherals at virtually the same time, with each channel peripheral performing a different operation. Many types of data transfer operations are supported.

### 1.3 LCD Controller

With the PIC24FJ128GA310 family of devices, Microchip introduces its versatile Liquid Crystal Display (LCD) controller and driver to the PIC24F family. The on-chip LCD driver includes many features that make the integration of displays in low-power applications easier. These include an integrated voltage regulator with charge pump and an integrated internal resistor ladder that allows contrast control in software and display operation above device VDD.

### 1.4 Other Special Features

- Peripheral Pin Select: The Peripheral Pin Select (PPS) feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Communications: The PIC24FJ128GA310 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent $I^{2} \mathrm{C}^{T M}$ modules that support both Master and Slave modes of operation. Devices also have, through the PPS feature, four independent UARTs with built-in IrDA ${ }^{\circledR}$ encoders/decoders and two SPI modules.
- Analog Features: All members of the PIC24FJ128GA310 family include the new 12-bit A/D Converter (A/D) module and a triple comparator module. The A/D module incorporates a range of new features that allow the converter to assess and make decisions on incoming data, reducing CPU overhead for routine A/D conversions. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- CTMU Interface: In addition to their other analog features, members of the PIC24FJ128GA310 family include the CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- Enhanced Parallel Master/Parallel Slave Port: This module allows rapid and transparent access to the microcontroller data bus, and enables the CPU to directly address external data memory. The parallel port can function in Master or Slave mode, accommodating data widths of 4,8 or 16 bits, and address widths up to 23 bits in Master modes.
- Real-Time Clock and Calendar (RTCC): This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- Data Signal Modulator (DSM): The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output.


### 1.5 Details on Individual Family Members

Devices in the PIC24FJ128GA310 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.
The devices are differentiated from each other in six ways:

1. Flash program memory ( 64 Kbytes for PIC24FJ64GA3XX devices and 128 Kbytes for PIC24FJ128GA3XX devices).
2. Available I/O pins and ports ( 53 pins on 6 ports for 64 -pin devices, 69 pins on 7 ports for $80-$ pin devices and 85 pins on 7 ports for 100-pin devices).
3. Available Interrupt-on-Change Notification (ICN) inputs (52 on 64-pin devices, 66 on 80 -pin devices and 82 on 100-pin devices).
4. Available remappable pins ( 29 pins on 64 -pin devices, 40 on 80 -pin devices and 44 pins on 100-pin devices).
5. Maximum available drivable LCD pixels ( 272 on 64-pin devices, 368 on $80-$ pin devices and 480 on 100-pin devices.)
6. Analog input channels ( 16 channels for 64 -pin and 80-pin devices, and 24 channels for 100-pin devices).
All other features for devices in this family are identical. These are summarized in Table 1-1, Table 1-2 and Table 1-3.

A list of the pin features available on the PIC24FJ128GA310 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 64-PIN

| Features | PIC24FJ64GA306 | PIC24FJ128GA306 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |
| Program Memory (bytes) | 64K | 128K |
| Program Memory (instructions) | 22,016 | 44,032 |
| Data Memory (bytes) | 8K |  |
| Interrupt Sources (soft vectors/ NMI traps) | 65 (61/4) |  |
| I/O Ports | Ports B, C, D, E, F, G |  |
| Total I/O Pins | 53 |  |
| Remappable Pins | 30 (29 I/O, 1 Input only) |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |
| Input Capture Channels | $7^{(1)}$ |  |
| Output Compare/PWM Channels | $7^{(1)}$ |  |
| Input Change Notification Interrupt | 52 |  |
| Serial Communications: UART | $4^{(1)}$ |  |
| SPI (3-wire/4-wire) | $2^{(1)}$ |  |
| $\mathrm{I}^{2} \mathrm{C}^{\text {™ }}$ | 2 |  |
| Digital Signal Modulator | Yes |  |
| Parallel Communications (EPMP/PSP) | Yes |  |
| JTAG Boundary Scan | Yes |  |
| 12/10-Bit Analog-to-Digital Converter (A/D) Module (input channels) | 16 |  |
| Analog Comparators | 3 |  |
| CTMU Interface | Yes |  |
| LCD Controller (available pixels) | 240 (30 SEG x 8 COM) |  |
| Resets (and Delays) | Core POR, Vdd POR, Vbat POR,BOR, RESET Instruction, $\overline{M C L R}$, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock) |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |
| Packages | 64-Pin TQFP and QFN |  |

Note 1: Peripherals are accessible through remappable pins.

## PIC24FJ128GA310 FAMILY

TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 80-PIN

| Features | PIC24FJ64GA308 | PIC24FJ128GA308 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |
| Program Memory (bytes) | 64K | 128K |
| Program Memory (instructions) | 22,016 | 44,032 |
| Data Memory (bytes) | 8K |  |
| Interrupt Sources (soft vectors/ NMI traps) | 65 (61/4) |  |
| I/O Ports | Ports A, B, C, D, E, F, G |  |
| Total I/O Pins | 69 |  |
| Remappable Pins | 40 (31 I/O, 9 Input only) |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |
| Input Capture Channels | $7^{(1)}$ |  |
| Output Compare/PWM Channels | $7^{(1)}$ |  |
| Input Change Notification Interrupt | 66 |  |
| Serial Communications: UART | $4^{(1)}$ |  |
| SPI (3-wire/4-wire) | $2^{(1)}$ |  |
| $1^{2} C^{\text {™ }}$ | 2 |  |
| Digital Signal Modulator | Yes |  |
| Parallel Communications (EPMP/PSP) | Yes |  |
| JTAG Boundary Scan | Yes |  |
| 12/10-Bit Analog-to-Digital Converter (A/D) Module (input channels) | 16 |  |
| Analog Comparators | 3 |  |
| CTMU Interface | Yes |  |
| LCD Controller (available pixels) | 368 (46 SEG x 8 COM) |  |
| Resets (and Delays) | Core POR, Vdd POR, Vbat POR,BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock) |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |
| Packages | 80-Pin TQFP and QFN |  |

Note 1: Peripherals are accessible through remappable pins.

TABLE 1-3: DEVICE FEATURES FOR THE PIC24FJ128GA310 FAMILY: 100-PIN DEVICES

| Features | PIC24FJ64GA310 | PIC24FJ128GA310 |
| :---: | :---: | :---: |
| Operating Frequency | DC - 32 MHz |  |
| Program Memory (bytes) | 64K | 128K |
| Program Memory (instructions) | 22,016 | 44,032 |
| Data Memory (bytes) | 8K |  |
| Interrupt Sources (soft vectors/NMI traps) | 66 (62/4) |  |
| I/O Ports | Ports A, B, C, D, E, F, G |  |
| Total I/O Pins | 85 |  |
| Remappable Pins | 44 (32 I/O, 12 input only) |  |
| Timers: <br> Total Number (16-bit) | $5^{(1)}$ |  |
| 32-Bit (from paired 16-bit timers) | 2 |  |
| Input Capture Channels | $7^{(1)}$ |  |
| Output Compare/PWM Channels | $7^{(1)}$ |  |
| Input Change Notification Interrupt | 82 |  |
| Serial Communications: UART | $4^{(1)}$ |  |
| SPI (3-wire/4-wire) | $2^{(1)}$ |  |
| $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ | 2 |  |
| Digital Signal Modulator | Yes |  |
| Parallel Communications (EPMP/PSP) | Yes |  |
| JTAG Boundary Scan | Yes |  |
| 12/10-Bit Analog-to-Digital Converter (A/D) Module (input channels) | 24 |  |
| Analog Comparators | 3 |  |
| CTMU Interface | Yes |  |
| LCD Controller (available pixels) | 480 (60 SEG x 8 COM) |  |
| Resets (and delays) | Core POR, Vdd POR, Vbat POR,BOR, ReSET Instruction, $\overline{M C L R}$, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (OST, PLL Lock) |  |
| Instruction Set | 76 Base Instructions, Multiple Addressing Mode Variations |  |
| Packages | 100-Pin TQFP and 121-Pin BGA |  |

Note 1: Peripherals are accessible through remappable pins.

## PIC24FJ128GA310 FAMILY

FIGURE 1-1: PIC24FJ128GA310 FAMILY GENERAL BLOCK DIAGRAM


Note 1: Not all I/O pins or features are implemented on all device pinout configurations. See Table 1-4 for specific implementations by pin count.
2: BOR functionality is provided when the on-board voltage regulator is enabled.
3: These peripheral I/Os are only accessible through remappable pins.

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS

| $\begin{gathered} \text { Pin } \\ \text { Function } \end{gathered}$ | Pin Number/Grid Locator |  |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 80-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| ANO | 16 | 20 | 25 | K2 | 1 | ANA | A/D Analog Inputs. |
| AN1 | 15 | 19 | 24 | K1 | I | ANA |  |
| AN1- | 15 | 19 | 24 | K1 | 1 | ANA |  |
| AN2 | 14 | 18 | 23 | J2 | 1 | ANA | A/D Analog Inputs. |
| AN3 | 13 | 17 | 22 | J1 | I | ANA |  |
| AN4 | 12 | 16 | 21 | H2 | 1 | ANA |  |
| AN5 | 11 | 15 | 20 | H1 | 1 | ANA |  |
| AN6 | 17 | 21 | 26 | L1 | I | ANA |  |
| AN7 | 18 | 22 | 27 | J3 | 1 | ANA |  |
| AN8 | 21 | 27 | 32 | K4 | 1 | ANA |  |
| AN9 | 22 | 28 | 33 | L4 | I | ANA |  |
| AN10 | 23 | 29 | 34 | L5 | I | ANA |  |
| AN11 | 24 | 30 | 35 | J5 | I | ANA |  |
| AN12 | 27 | 33 | 41 | J7 | 1 | ANA |  |
| AN13 | 28 | 34 | 42 | L7 | 1 | ANA |  |
| AN14 | 29 | 35 | 43 | K7 | 1 | ANA |  |
| AN15 | 30 | 36 | 44 | L8 | 1 | ANA |  |
| AN16 | - | - | 9 | E1 | I | ANA |  |
| AN17 | - | - | 10 | E3 | 1 | ANA |  |
| AN18 | - | - | 11 | F4 | 1 | ANA |  |
| AN19 | - | - | 12 | F2 | 1 | ANA |  |
| AN20 | - | - | 14 | F3 | 1 | ANA |  |
| AN21 | - | - | 19 | G2 | 1 | ANA |  |
| AN22 | - | - | 92 | B5 | 1 | ANA |  |
| AN23 | - | - | 91 | C5 | 1 | ANA |  |
| AVDD | 19 | 25 | 30 | J4 | P | - | Positive Supply for Analog modules. |
| AVss | 20 | 26 | 31 | L3 | P | - | Ground Reference for Analog modules. |
| C1INA | 11 | 15 | 20 | H1 | 1 | ANA | Comparator 1 Input A. |
| C1INB | 12 | 16 | 21 | H2 | 1 | ANA | Comparator 1 Input B. |
| C1INC | 5 | 7 | 11 | F4 | 1 | ANA | Comparator 1 Input C. |
| C1IND | 4 | 6 | 10 | E3 | 1 | ANA | Comparator 1 Input D. |
| C2INA | 13 | 17 | 22 | J1 | 1 | ANA | Comparator 2 Input A. |
| C2INB | 14 | 18 | 23 | J2 | 1 | ANA | Comparator 2 Input B. |
| C2INC | 8 | 10 | 14 | F3 | 1 | ANA | Comparator 2 Input C. |
| C2IND | 6 | 8 | 12 | F2 | 1 | ANA | Comparator 2 Input D. |
| C3INA | 55 | 69 | 84 | C7 | 1 | ANA | Comparator 3 Input A. |
| C3INB | 54 | 68 | 83 | D7 | 1 | ANA | Comparator 3 Input B. |
| C3INC | 45 | 57 | 71 | C11 | 1 | ANA | Comparator 3 Input C. |
| C3IND | 44 | 56 | 70 | D11 | 1 | ANA | Comparator 3 Input D. |
| CLKI | 39 | 49 | 63 | F9 | 1 | ANA | Main Clock Input Connection. |
| CLKO | 40 | 50 | 64 | F11 | 0 | - | System Clock Output. |

$\begin{array}{lll}\text { Legend: } & \text { TTL = TTL input buffer } & \text { ST = Schmitt Trigger input buffer } \\ & \text { ANA = Analog level input/output } & \mathrm{I}^{2} \mathrm{C}^{T M}=I^{2} \mathrm{C} / \text { SMBus input buffer }\end{array}$
ANA = Analog level input/output $\quad I^{2} C^{\top M}=I^{2} C /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin <br> Function | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| CN2 | 16 | 20 | 25 | K2 | I | ST | Interrupt-on-Change Inputs. |
| CN3 | 15 | 19 | 24 | K1 | 1 | ST |  |
| CN4 | 14 | 18 | 23 | J2 | I | ST |  |
| CN5 | 13 | 17 | 22 | J1 | 1 | ST |  |
| CN6 | 12 | 16 | 21 | H2 | I | ST |  |
| CN7 | 11 | 15 | 20 | H1 | I | ST |  |
| CN8 | 4 | 6 | 10 | E3 | 1 | ST |  |
| CN9 | 5 | 7 | 11 | F4 | I | ST |  |
| CN10 | 6 | 8 | 12 | F2 | 1 | ST |  |
| CN11 | 8 | 10 | 14 | F3 | 1 | ST |  |
| CN12 | 30 | 36 | 44 | L8 | I | ST |  |
| CN13 | 52 | 66 | 81 | C8 | 1 | ST |  |
| CN14 | 53 | 67 | 82 | B8 | 1 | ST |  |
| CN15 | 54 | 68 | 83 | D7 | 1 | ST |  |
| CN16 | 55 | 69 | 84 | C7 | 1 | ST |  |
| CN17 | 31 | 39 | 49 | L10 | 1 | ST |  |
| CN18 | 32 | 40 | 50 | L11 | 1 | ST |  |
| CN19 | - | 65 | 80 | D8 | 1 | ST |  |
| CN20 | - | 37 | 47 | L9 | 1 | ST |  |
| CN21 | - | 38 | 48 | K9 | 1 | ST |  |
| CN22 | 40 | 50 | 64 | F11 | 1 | ST |  |
| CN23 | 39 | 49 | 63 | F9 | 1 | ST |  |
| CN24 | 17 | 21 | 26 | L1 | 1 | ST |  |
| CN25 | 18 | 22 | 27 | J3 | 1 | ST |  |
| CN26 | 21 | 27 | 32 | K4 | 1 | ST |  |
| CN27 | 22 | 28 | 33 | L4 | 1 | ST |  |
| CN28 | 23 | 29 | 34 | L5 | 1 | ST |  |
| CN29 | 24 | 30 | 35 | J5 | I | ST |  |
| CN30 | 27 | 33 | 41 | J7 | 1 | ST |  |
| CN31 | 28 | 34 | 42 | L7 | 1 | ST |  |
| CN32 | 29 | 35 | 43 | K7 | 1 | ST |  |
| CN33 | - | - | 17 | G3 | 1 | ST |  |
| CN34 | - | - | 38 | J6 | 1 | ST |  |
| CN35 | - | - | 58 | H11 | I | ST |  |
| CN36 | - | - | 59 | G10 | 1 | ST |  |
| CN37 | - | - | 60 | G11 | 1 | ST |  |
| CN38 | - | - | 61 | G9 | 1 | ST |  |
| CN39 | - | - | 91 | C5 | I | ST |  |
| CN40 | - | - | 92 | B5 | 1 | ST |  |
| CN41 | - | 23 | 28 | L2 | 1 | ST |  |
| CN42 | - | 24 | 29 | K3 | 1 | ST |  |
| CN43 | - | 52 | 66 | E11 | 1 | ST |  |

Legend: TTL = TTL input buffer $\quad$ ST = Schmitt Trigger input buffer ANA = Analog level input/output $\quad I^{2} C^{\top M}=I^{2} C /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| CN44 | - | 53 | 67 | E8 | I | ST | Interrupt-on-Change Inputs. |
| CN45 | - | 4 | 6 | D1 | I | ST |  |
| CN46 | - | - | 7 | E4 | I | ST |  |
| CN47 | - | 5 | 8 | E2 | I | ST |  |
| CN48 | - | - | 9 | E1 | I | ST |  |
| CN49 | 46 | 58 | 72 | D9 | I | ST |  |
| CN50 | 49 | 61 | 76 | A11 | I | ST |  |
| CN51 | 50 | 62 | 77 | A10 | 1 | ST |  |
| CN52 | 51 | 63 | 78 | B9 | 1 | ST |  |
| CN53 | 42 | 54 | 68 | E9 | I | ST |  |
| CN54 | 43 | 55 | 69 | E10 | 1 | ST |  |
| CN55 | 44 | 56 | 70 | D11 | 1 | ST |  |
| CN56 | 45 | 57 | 71 | C11 | I | ST |  |
| CN57 | - | 64 | 79 | A9 | I | ST |  |
| CN58 | 60 | 76 | 93 | A4 | I | ST |  |
| CN59 | 61 | 77 | 94 | B4 | I | ST |  |
| CN60 | 62 | 78 | 98 | 119 | I | ST |  |
| CN61 | 63 | 79 | 99 | A2 | 1 | ST |  |
| CN62 | 64 | 80 | 100 | A1 | I | ST |  |
| CN63 | 1 | 1 | 3 | D3 | 1 | ST |  |
| CN64 | 2 | 2 | 4 | C1 | 1 | ST |  |
| CN65 | 3 | 3 | 5 | D2 | I | ST |  |
| CN66 | - | 13 | 18 | G1 | 1 | ST |  |
| CN67 | - | 14 | 19 | G2 | 1 | ST |  |
| CN68 | 58 | 72 | 87 | B6 | 1 | ST |  |
| CN69 | 59 | 73 | 88 | A6 | 1 | ST |  |
| CN70 | 34 | 42 | 52 | K11 | 1 | ST |  |
| CN71 | 33 | 41 | 51 | K10 | 1 | ST |  |
| CN72 | 37 | 47 | 57 | H10 | 1 | ST |  |
| CN73 | 36 | 46 | 56 | J11 | 1 | ST |  |
| CN74 | - | 43 | 53 | J10 | 1 | ST |  |
| CN75 | - | - | 40 | K6 | 1 | ST |  |
| CN76 | - | - | 39 | L6 | 1 | ST |  |
| CN77 | - | 75 | 90 | A5 | 1 | ST |  |
| CN78 | - | 74 | 89 | E6 | 1 | ST |  |
| CN79 | - | - | 96 | C3 | I | ST |  |
| CN80 | - | - | 97 | A3 | 1 | ST |  |
| CN81 | - | - | 95 | C4 | 1 | ST |  |
| CN82 | - | - | 1 | B2 | I | ST |  |
| CN83 | - | 44 | 54 | H8 | 1 | ST |  |
| CN84 | 35 | 45 | 55 | H9 | 1 | ST |  |

Legend: TTL = TTL input buffer $\quad$ ST = Schmitt Trigger input buffer ANA = Analog level input/output $\quad I^{2} C^{\top M}=I^{2} C /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| $\begin{gathered} \text { Pin } \\ \text { Function } \end{gathered}$ | Pin Number/Grid Locator |  |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { 64-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| COM0 | 63 | 79 | 99 | A2 | 0 | - | LCD Driver Common Outputs. |
| COM1 | 62 | 78 | 98 | B3 | 0 | - |  |
| COM2 | 61 | 77 | 94 | B4 | 0 | - |  |
| COM3 | 60 | 76 | 93 | A4 | 0 | - |  |
| COM4 | 59 | 73 | 88 | A6 | 0 | - |  |
| COM5 | 23 | 29 | 34 | L5 | 0 | - |  |
| COM6 | 22 | 28 | 33 | L4 | 0 | - |  |
| COM7 | 21 | 27 | 32 | K4 | 0 | - |  |
| CS1 | 45 | 57 | 71 | C11 | 1/0 | ST/TTL | Parallel Master Port Chip Select 1 Strobe (shared with PMA14) |
| CS2 | 44 | 56 | 70 | D11 | 0 | - | Parallel Master Port Chip Select 2 Strobe (shared with PMA15) |
| CTCMP | 14 | 18 | 23 | J2 | I | ANA | CTMU Comparator 2 Input (Pulse mode). |
| CTED0 | - | - | 17 | G3 | 1 | ANA | CTMU External Edge Inputs. |
| CTED1 | 28 | 34 | 42 | L7 | 1 | ANA |  |
| CTED2 | 27 | 33 | 41 | J7 | 1 | ANA |  |
| CTED3 | - | - | 1 | B2 | 1 | ANA |  |
| CTED4 | 1 | 1 | 3 | D3 | I | ANA |  |
| CTED5 | 29 | 35 | 43 | K7 | 1 | ANA |  |
| CTED6 | 30 | 36 | 44 | L8 | 1 | ANA |  |
| CTED7 | - | - | 40 | 47 | 1 | ANA |  |
| CTED8 | 64 | 80 | 100 | A1 | 1 | ANA |  |
| CTED9 | 63 | 79 | 99 | A2 | 1 | ANA |  |
| CTED10 | - | - | 97 | A3 | 1 | ANA |  |
| CTED11 | - | - | 95 | C4 | 1 | ANA |  |
| CTED12 | 15 | 19 | 24 | K1 | 1 | ANA |  |
| CTED13 | 14 | 18 | 23 | J2 | I | ANA |  |
| CTPLS | 29 | 35 | 43 | K7 | 0 | - | CTMU Pulse Output. |
| CVREF | 23 | 29 | 34 | L5 | 0 | - | Comparator Voltage Reference Output. |
| CVREF+ | 16 | 20 | 25 | K2 | I | ANA | Comparator/A/D Reference Voltage (low) Input. |
| CVREF- | 15 | 19 | 24 | K1 | 1 | ANA | Comparator/A/D Reference Voltage (high) Input. |
| INT0 | 35 | 45 | 55 | H9 | 1 | ST | External Interrupt Input 0. |
| LCDBIAS0 | 3 | 3 | 5 | D2 | 1 | ANA | Bias Inputs for LCD Driver Charge Pump. |
| LCDBIAS1 | 2 | 2 | 4 | C1 | 1 | ANA |  |
| LCDBIAS2 | 1 | 1 | 3 | D3 | 1 | ANA |  |
| LCDBIAS3 | 17 | 21 | 26 | L1 | I | ANA |  |
| LVDIN | 64 | 80 | 100 | A1 | 1 | ANA | Low-Voltage Detect Input. |
| $\overline{\mathrm{MCLR}}$ | 7 | 9 | 13 | F1 | 1 | ST | Master Clear (device Reset) Input. This line is brought low to cause a Reset. |
| OSCI | 39 | 49 | 63 | F9 | 1 | ANA | Main Oscillator Input Connection. |
| OSCO | 40 | 50 | 64 | F11 | 0 | - | Main Oscillator Output Connection. |

Legend: $\quad$ TTL $=T T L$ input buffer $\quad$ ST = Schmitt Trigger input buffer
ANA = Analog level input/output $\quad I^{2} \mathrm{C}^{\top M}=I^{2} \mathrm{C} /$ SMBus input buffer

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin <br> Function | Pin Number/Grid Locator |  |  |  | I/O | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 64-Pin TQFP | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin TQFP | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| PGEC1 | 15 | 19 | 24 | K1 | I/O | ST | In-Circuit Debugger/Emulator/ICSP™ Programming Clock. |
| PGED1 | 16 | 20 | 25 | K2 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PGEC2 | 17 | 21 | 26 | L1 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Clock. |
| PGED2 | 18 | 22 | 27 | J3 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PGEC3 | 11 | 15 | 20 | H1 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Clock. |
| PGED3 | 12 | 16 | 21 | H2 | I/O | ST | In-Circuit Debugger/Emulator/ICSP Programming Data. |
| PMAO | 30 | 36 | 44 | L8 | I/O | ST | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes). |
| PMA1 | 29 | 35 | 43 | K7 | I/O | ST | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes). |
| PMA2 | 8 | 10 | 14 | F3 | 0 | - | Parallel Master Port Address (bits<22:2>). |
| PMA3 | 6 | 8 | 12 | F2 | 0 | - |  |
| PMA4 | 5 | 7 | 11 | F4 | 0 | - |  |
| PMA5 | 4 | 6 | 10 | E3 | 0 | - |  |
| PMA6 | 16 | 24 | 29 | K3 | 0 | - |  |
| PMA7 | 22 | 23 | 28 | L2 | 0 | - |  |
| PMA8 | 32 | 40 | 50 | L11 | 0 | - |  |
| PMA9 | 31 | 39 | 49 | L10 | 0 | - |  |
| PMA10 | 28 | 34 | 42 | L7 | 0 | - |  |
| PMA11 | 27 | 33 | 41 | J7 | 0 | - |  |
| PMA12 | 24 | 30 | 35 | J5 | 0 | - |  |
| PMA13 | 23 | 29 | 34 | L5 | 0 | - |  |
| PMA14 | 45 | 57 | 71 | C11 | 0 | - |  |
| PMA15 | 44 | 56 | 70 | D11 | 0 | - |  |
| PMA16 | - | - | 95 | C4 | 0 | - |  |
| PMA17 | - | - | 92 | B5 | 0 | - |  |
| PMA18 | - | - | 40 | K6 | 0 | - |  |
| PMA19 | - | 14 | 19 | G2 | 0 | - |  |
| PMA20 | - | - | 59 | G10 | 0 | - |  |
| PMA21 | - | - | 60 | G11 | 0 | - |  |
| PMA22 | - | 52 | 66 | E11 | 0 | - |  |
| PMACK1 | 50 | 62 | 77 | A10 | I | ST/TTL | Parallel Master Port Acknowledge Input 1. |
| PMACK2 | 43 | 55 | 69 | E10 | I | ST/TTL | Parallel Master Port Acknowledge Input 2. |
| PMBE0 | 51 | 63 | 78 | B9 | 0 | - | Parallel Master Port Byte Enable 0 Strobe. |
| PMBE1 | - | 53 | 67 | E8 | 0 | - | Parallel Master Port Byte Enable 1 Strobe. |
| PMCS1 | - | 13 | 18 | G1 | I/O | ST/TTL | Parallel Master Port Chip Select 1 Strobe. |
| PMCS2 | - | - | 9 | E1 | 0 | - | Parallel Master Port Chip Select 2 Strobe. |

Legend: TTL = TTL input buffer
ST = Schmitt Trigger input buffer
ANA = Analog level input/output $\quad I^{2} \mathrm{C}^{\text {TM }}=I^{2} \mathrm{C} /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| PMD0 | 60 | 76 | 93 | A4 | 1/O | ST/TTL | Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master modes). |
| PMD1 | 61 | 77 | 94 | B4 | 1/O | ST/TTL |  |
| PMD2 | 62 | 78 | 98 | B3 | 1/O | ST/TTL |  |
| PMD3 | 63 | 79 | 99 | A2 | 1/O | ST/TTL |  |
| PMD4 | 64 | 80 | 100 | A1 | I/O | ST/TTL |  |
| PMD5 | 1 | 1 | 3 | D3 | I/O | ST/TTL |  |
| PMD6 | 2 | 2 | 4 | C1 | 1/O | ST/TTL |  |
| PMD7 | 3 | 3 | 5 | D2 | I/O | ST/TTL |  |
| PMD8 | - | 75 | 90 | A5 | 1/O | ST/TTL |  |
| PMD9 | - | 74 | 89 | E6 | 1/O | ST/TTL |  |
| PMD10 | - | 73 | 88 | A6 | I/O | ST/TTL |  |
| PMD11 | - | 72 | 87 | B6 | I/O | ST/TTL |  |
| PMD12 | - | 64 | 79 | A9 | 1/O | ST/TTL |  |
| PMD13 | - | 65 | 80 | D8 | I/O | ST/TTL |  |
| PMD14 | - | 68 | 83 | D7 | 1/O | ST/TTL |  |
| PMD15 | - | 69 | 84 | C7 | 1/O | ST/TTL |  |
| PMRD | 53 | 67 | 82 | B8 | 0 | - | Parallel Master Port Read Strobe. |
| PMWR | 52 | 66 | 81 | C8 | 0 | - | Parallel Master Port Write Strobe. |
| RAO | - | - | 17 | G3 | 1/O | ST | PORTA Digital I/O. |
| RA1 | - | - | 38 | J6 | 1/O | ST |  |
| RA2 | - | - | 58 | H11 | I/O | ST |  |
| RA3 | - | - | 59 | G10 | 1/O | ST |  |
| RA4 | - | - | 60 | G11 | 1/O | ST |  |
| RA5 | - | - | 61 | G9 | 1/O | ST |  |
| RA6 | - | - | 91 | C5 | I/O | ST |  |
| RA7 | - | - | 92 | B5 | I/O | ST |  |
| RA9 | - | 23 | 28 | L2 | 1/O | ST |  |
| RA10 | - | 24 | 29 | K3 | I/O | ST |  |
| RA14 | - | 52 | 66 | E11 | 1/O | ST |  |
| RA15 | - | 53 | 67 | E8 | 1/O | ST |  |
| Legend: | TTL = TTL input buffer <br> ANA = Analog level input/output |  |  | ST = Schmitt Trigger input buffer $I^{2} C^{\top M}=I^{2} \mathrm{C} /$ SMBus input buffer |  |  |  |

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| $\begin{gathered} \text { Pin } \\ \text { Function } \end{gathered}$ | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| RB0 | 16 | 20 | 25 | K2 | 1/O | ST | PORTB Digital I/O. |
| RB1 | 15 | 19 | 24 | K1 | I/O | ST |  |
| RB2 | 14 | 18 | 23 | J2 | 1/O | ST |  |
| RB3 | 13 | 17 | 22 | J1 | 1/O | ST |  |
| RB4 | 12 | 16 | 21 | H2 | 1/O | ST |  |
| RB5 | 11 | 15 | 20 | H1 | 1/O | ST |  |
| RB6 | 17 | 21 | 26 | L1 | 1/O | ST |  |
| RB7 | 18 | 22 | 27 | J3 | 1/O | ST |  |
| RB8 | 21 | 27 | 32 | K4 | 1/0 | ST |  |
| RB9 | 22 | 28 | 33 | L4 | 1/O | ST |  |
| RB10 | 23 | 29 | 34 | L5 | 1/O | ST |  |
| RB11 | 24 | 30 | 35 | J5 | 1/O | ST |  |
| RB12 | 27 | 33 | 41 | J7 | 1/O | ST |  |
| RB13 | 28 | 34 | 42 | L7 | 1/O | ST |  |
| RB14 | 29 | 35 | 43 | K7 | 1/O | ST |  |
| RB15 | 30 | 36 | 44 | L8 | 1/O | ST |  |
| RC1 | - | 4 | 6 | D1 | 1/O | ST | PORTC Digital I/O. |
| RC2 | - | - | 7 | E4 | 1/O | ST |  |
| RC3 | - | 5 | 8 | E2 | 1/O | ST |  |
| RC4 | - | - | 9 | E1 | 1/O | ST |  |
| RC12 | 39 | 49 | 63 | F9 | 1/O | ST |  |
| RC13 | 47 | 59 | 73 | C10 | 1 | ST |  |
| RC14 | 48 | 60 | 74 | B11 | I | ST |  |
| RC15 | 40 | 50 | 64 | F11 | 1/O | ST |  |
| RD0 | 46 | 58 | 72 | D9 | 1/O | ST | PORTD Digital I/O. |
| RD1 | 49 | 61 | 76 | A11 | 1/O | ST |  |
| RD2 | 50 | 62 | 77 | A10 | 1/O | ST |  |
| RD3 | 51 | 63 | 78 | B9 | 1/O | ST |  |
| RD4 | 52 | 66 | 81 | C8 | 1/O | ST |  |
| RD5 | 53 | 67 | 82 | B8 | 1/O | ST |  |
| RD6 | 54 | 68 | 83 | D7 | 1/O | ST |  |
| RD7 | 55 | 69 | 84 | C7 | 1/O | ST |  |
| RD8 | 42 | 54 | 68 | E9 | 1/O | ST |  |
| RD9 | 43 | 55 | 69 | E10 | 1/O | ST |  |
| RD10 | 44 | 56 | 70 | D11 | 1/O | ST |  |
| RD11 | 45 | 57 | 71 | C11 | 1/O | ST |  |
| RD12 | - | 64 | 79 | A9 | 1/O | ST |  |
| RD13 | - | 65 | 80 | D8 | 1/O | ST |  |
| RD14 | - | 37 | 47 | L9 | 1/O | ST |  |
| RD15 | - | 38 | 48 | K9 | 1/O | ST |  |

Legend: $\quad$ TTL $=$ TTL input buffer $\quad$ ST = Schmitt Trigger input buffer
ANA = Analog level input/output $\quad 1^{2} C^{\top M}=1^{2} \mathrm{C} /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin Function | Pin Number/Grid Locator |  |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 64-Pin TQFP | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | 100-Pin TQFP | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| RE0 | 60 | 76 | 93 | A4 | I/O | ST | PORTE Digital I/O. |
| RE1 | 61 | 77 | 94 | B4 | I/O | ST |  |
| RE2 | 62 | 78 | 98 | B3 | I/O | ST |  |
| RE3 | 63 | 79 | 99 | A2 | I/O | ST |  |
| RE4 | 64 | 80 | 100 | A1 | I/O | ST |  |
| RE5 | 1 | 1 | 3 | D3 | I/O | ST |  |
| RE6 | 2 | 2 | 4 | C1 | 1/O | ST |  |
| RE7 | 3 | 3 | 5 | D2 | I/O | ST |  |
| RE8 | - | 13 | 18 | G1 | I/O | ST |  |
| RE9 | - | 14 | 19 | G2 | I/O | ST |  |
| REFO | 30 | 36 | 44 | L8 | 0 | - | Reference Clock Output. |
| RF0 | 58 | 72 | 87 | B6 | I/O | ST | PORTF Digital I/O. |
| RF1 | 59 | 73 | 88 | A6 | I/O | ST |  |
| RF2 | 34 | 42 | 52 | K11 | 1/O | ST |  |
| RF3 | 33 | 41 | 51 | K10 | 1/O | ST |  |
| RF4 | 31 | 39 | 49 | L10 | I/O | ST |  |
| RF5 | 32 | 40 | 50 | L11 | 1/O | ST |  |
| RF6 | 35 | 45 | 55 | H9 | 1/O | ST |  |
| RF7 | - | 44 | 54 | H8 | 1/O | ST |  |
| RF8 | - | 43 | 53 | J10 | 1/O | ST |  |
| RF12 | - | - | 40 | K6 | I/O | ST | PORTG Digital I/O. |
| RF13 | - | - | 39 | L6 | I/O | ST |  |
| RG0 | - | 75 | 90 | A5 | I/O | ST |  |
| RG1 | - | 74 | 89 | E6 | I/O | ST |  |
| RG2 | 37 | 47 | 57 | H10 | 1/O | ST |  |
| RG3 | 36 | 46 | 56 | J11 | 1/O | ST |  |
| RG6 | 4 | 6 | 10 | E3 | I/O | ST |  |
| RG7 | 5 | 7 | 11 | F4 | 1/O | ST |  |
| RG8 | 6 | 8 | 12 | F2 | I/O | ST |  |
| RG9 | 8 | 10 | 14 | F3 | I/O | ST |  |
| RG12 | - | - | 96 | C3 | 1/O | ST |  |
| RG13 | - | - | 97 | A3 | I/O | ST |  |
| RG14 | - | - | 95 | C4 | I/O | ST |  |
| RG15 | - | - | 1 | B2 | 1/O | ST |  |

Legend: TTL = TTL input buffer ST = Schmitt Trigger input buffer ANA = Analog level input/output $\quad I^{2} C^{\top M}=I^{2} C /$ SMBus input buffer

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin <br> Function | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| RP0 | 16 | 20 | 25 | K2 | I/O | ST | Remappable Peripheral (input or output). |
| RP1 | 15 | 19 | 24 | K1 | I/O | ST |  |
| RP2 | 42 | 54 | 68 | E9 | I/O | ST |  |
| RP3 | 44 | 56 | 70 | D11 | I/O | ST |  |
| RP4 | 43 | 55 | 69 | E10 | I/O | ST |  |
| RP5 | - | 38 | 48 | K9 | I/O | ST |  |
| RP6 | 17 | 21 | 26 | L1 | I/O | ST |  |
| RP7 | 18 | 22 | 27 | J3 | I/O | ST |  |
| RP8 | 21 | 27 | 32 | K4 | 1/0 | ST |  |
| RP9 | 22 | 28 | 33 | L4 | I/O | ST |  |
| RP10 | 31 | 39 | 49 | L10 | I/O | ST |  |
| RP11 | 46 | 58 | 72 | D9 | 1/0 | ST |  |
| RP12 | 45 | 57 | 71 | C11 | I/O | ST |  |
| RP13 | 14 | 18 | 23 | J2 | I/O | ST |  |
| RP14 | 29 | 35 | 43 | K7 | 1/0 | ST |  |
| RP15 | - | 43 | 53 | J10 | I/O | ST |  |
| RP16 | 33 | 41 | 51 | K10 | I/O | ST |  |
| RP17 | 32 | 40 | 50 | L11 | 1/0 | ST |  |
| RP18 | 11 | 15 | 20 | H1 | I/O | ST |  |
| RP19 | 6 | 8 | 12 | F2 | I/O | ST |  |
| RP20 | 53 | 67 | 82 | B8 | I/O | ST |  |
| RP21 | 4 | 6 | 10 | E3 | I/O | ST |  |
| RP22 | 51 | 63 | 78 | B9 | 1/O | ST |  |
| RP23 | 50 | 62 | 77 | A10 | I/O | ST |  |
| RP24 | 49 | 61 | 76 | A11 | I/O | ST |  |
| RP25 | 52 | 66 | 81 | C8 | 1/0 | ST |  |
| RP26 | 5 | 7 | 11 | F4 | 1/0 | ST |  |
| RP27 | 8 | 10 | 14 | F3 | I/O | ST |  |
| RP28 | 12 | 16 | 21 | H2 | I/O | ST |  |
| RP29 | 30 | 36 | 44 | L8 | I/O | ST |  |
| RP30 | 34 | 42 | 52 | K11 | I/O | ST |  |
| RP31 | - | - | 39 | L6 | 1/0 | ST |  |
| RPI32 | - | - | 40 | K6 | 1 | ST |  |
| RPI33 | - | 13 | 18 | G1 | 1 | ST |  |
| RPI34 | - | 14 | 19 | G2 | 1 | ST |  |
| RPI35 | - | 53 | 67 | E8 | 1 | ST |  |
| RPI36 | - | 52 | 66 | E11 | 1 | ST |  |
| RPI37 | 48 | 60 | 74 | B11 | 1 | ST |  |
| RPI38 | - | 4 | 6 | D1 | 1 | ST |  |
| RPI39 | - | - | 7 | E4 | 1 | ST |  |
| RPI40 | - | 5 | 8 | E2 | 1 | ST |  |
| RPI41 | - | - | 9 | E1 | 1 | ST |  |
| RPI42 | - | 64 | 79 | A9 | 1 | ST |  |
| RPI43 | - | 37 | 47 | L9 | 1 | ST |  |

Legend: TTL = TTL input buffer $\quad$ ST $=$ Schmitt Trigger input buffer ANA = Analog level input/output $\quad I^{2} \mathrm{C}^{\top M}=I^{2} \mathrm{C} /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| $\begin{gathered} \text { Pin } \\ \text { Function } \end{gathered}$ | Pin Number/Grid Locator |  |  |  | 1/0 | Input <br> Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 64-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| RTCC | 42 | 54 | 68 | E9 | 0 | - | Real-Time Clock Alarm/Seconds Pulse Output. |
| SCL1 | 37 | 47 | 57 | H10 | 1/O | $1^{2} \mathrm{C}$ | I2C1 Synchronous Serial Clock Input/Output. |
| SCL2 | 32 | 40 | 58 | H11 | 1/0 | $1^{2} \mathrm{C}$ | I2C2 Synchronous Serial Clock Input/Output. |
| SCLKI | 48 | 60 | 74 | B11 |  |  |  |
| SDA1 | 36 | 46 | 56 | J11 | I/O | $1^{2} \mathrm{C}$ | I2C1 Data Input/Output. |
| SDA2 | 31 | 39 | 59 | G10 | 1/O | $1^{2} \mathrm{C}$ | 12C2 Data Input/Output. |
| SEG0 | 4 | 6 | 10 | E3 | 0 | - | LCD Driver Segment Outputs. |
| SEG1 | 8 | 10 | 14 | F3 | 0 | - |  |
| SEG2 | 11 | 15 | 20 | H1 | 0 | - |  |
| SEG3 | 12 | 16 | 21 | H2 | 0 | - |  |
| SEG4 | 13 | 17 | 22 | J1 | 0 | - |  |
| SEG5 | 14 | 18 | 23 | J2 | 0 | - |  |
| SEG6 | 15 | 19 | 24 | K1 | 0 | - |  |
| SEG7 | 16 | 20 | 25 | K2 | 0 | - |  |
| SEG8 | 29 | 35 | 43 | K7 | 0 | - |  |
| SEG9 | 30 | 36 | 44 | L8 | 0 | - |  |
| SEG10 | 31 | 39 | 49 | L10 | 0 | - |  |
| SEG11 | 32 | 40 | 50 | L11 | 0 | - |  |
| SEG12 | 33 | 41 | 51 | K10 | 0 | - |  |
| SEG13 | 42 | 54 | 68 | E9 | 0 | - |  |
| SEG14 | 43 | 55 | 69 | E10 | 0 | - |  |
| SEG15 | 44 | 56 | 70 | D11 | 0 | - |  |
| SEG16 | 45 | 57 | 71 | C11 | 0 | - |  |
| SEG17 | 46 | 58 | 72 | D9 | 0 | - |  |
| SEG18 | 27 | 33 | 41 | J7 | 0 | - |  |
| SEG19 | 28 | 34 | 42 | L7 | 0 | - |  |
| SEG20 | 49 | 61 | 76 | A11 | 0 | - |  |
| SEG21 | 50 | 62 | 77 | A10 | 0 | - |  |
| SEG22 | 51 | 63 | 78 | B9 | 0 | - |  |
| SEG23 | 52 | 66 | 81 | C8 | 0 | - |  |
| SEG24 | 53 | 67 | 82 | B8 | 0 | - |  |
| SEG25 | 54 | 68 | 83 | D7 | 0 | - |  |
| SEG26 | 55 | 69 | 84 | C7 | 0 | - |  |
| SEG27 | 58 | 72 | 87 | B6 | 0 | - |  |
| SEG28 | 37 | 47 | 57 | H10 | 0 | - |  |
| SEG29 | 23 | 29 | 34 | L5 | 0 | - |  |
| SEG30 | 22 | 28 | 33 | L4 | 0 | - |  |
| SEG31 | 21 | 27 | 32 | K4 | 0 | - |  |
| SEG32 | - | 4 | 6 | D1 | 0 | - |  |
| SEG33 | - | 5 | 8 | E2 | 0 | - |  |
| SEG34 | - | 13 | 18 | G1 | 0 | - |  |

Legend: TTL = TTL input buffer $\quad$ ST = Schmitt Trigger input buffer
ANA = Analog level input/output $\quad I^{2} C^{\top M}=I^{2} C /$ SMBus input buffer

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| $\begin{gathered} \text { Pin } \\ \text { Function } \end{gathered}$ | Pin Number/Grid Locator |  |  |  | 1/0 | Input Buffer | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 64-Pin TQFP | $\begin{aligned} & \text { 80-Pin } \\ & \text { TQFP } \end{aligned}$ | $\begin{gathered} \text { 100-Pin } \\ \text { TQFP } \end{gathered}$ | $\begin{gathered} \text { 121-Pin } \\ \text { BGA } \end{gathered}$ |  |  |  |
| SEG35 | - | 14 | 19 | G2 | 0 | - | LCD Driver Segment Outputs. |
| SEG36 | - | 23 | 28 | L2 | 0 | - |  |
| SEG37 | - | 24 | 29 | K3 | 0 | - |  |
| SEG38 | - | 37 | 47 | L9 | 0 | - |  |
| SEG39 | - | 38 | 48 | K9 | 0 | - |  |
| SEG40 | - | 42 | 52 | K11 | 0 | - |  |
| SEG41 | - | 43 | 53 | J10 | 0 | - |  |
| SEG42 | - | 52 | 66 | E11 | 0 | - |  |
| SEG43 | - | 53 | 67 | E8 | 0 | - |  |
| SEG44 | - | 64 | 79 | A9 | 0 | - |  |
| SEG45 | - | 65 | 80 | D8 | 0 | - |  |
| SEG46 | - | 74 | 89 | E6 | 0 | - |  |
| SEG47 | 36 | 46 | 56 | J11 | 0 | - |  |
| SEG48 | 59 | 73 | 88 | A6 | 0 | - |  |
| SEG49 | - | - | 17 | G3 | 0 | - |  |
| SEG50 | - | 75 | 90 | A5 | 0 | - |  |
| SEG51 | - | - | 1 | B2 | 0 | - |  |
| SEG52 | - | - | 7 | E4 | 0 | - |  |
| SEG53 | - | - | 9 | E1 | 0 | - |  |
| SEG54 | - | - | 39 | L6 | 0 | - |  |
| SEG55 | - | - | 40 | K6 | 0 | - |  |
| SEG56 | - | - | 58 | H11 | 0 | - |  |
| SEG57 | - | - | 59 | G10 | 0 | - |  |
| SEG58 | - | - | 91 | C5 | 0 | - |  |
| SEG59 | - | - | 92 | B5 | 0 | - |  |
| SEG60 | - | - | 95 | C4 | 0 | - |  |
| SEG61 | - | - | 96 | C3 | 0 | - |  |
| SEG62 | - | - | 97 | A3 | 0 | - |  |
| SEG63 | - | - | 100 | A1 | 0 | - |  |
| SOSCI | 47 | 59 | 73 | C10 | 1 | ANA | Secondary Oscillator/Timer1 Clock Input. |
| SOSCO | 48 | 60 | 74 | B11 | 0 | ANA | Secondary Oscillator/Timer1 Clock Output. |
| T1CK | 22 | 28 | 33 | L4 | 1 | ST | Timer1 Clock. |
| TCK | 27 | 33 | 38 | J6 | 1 | ST | JTAG Test Clock/Programming Clock Input. |
| TDI | 28 | 34 | 60 | G11 | 1 | ST | JTAG Test Data/Programming Data Input. |
| TDO | 24 | 14 | 61 | G9 | O | - | JTAG Test Data Output. |
| TMS | 23 | 13 | 17 | G3 | I | ST | JTAG Test Mode Select Input. |

Legend: $\quad$ TTL = TTL input buffer $\quad$ ST = Schmitt Trigger input buffer ANA = Analog level input/output $\quad 1^{2} \mathrm{C}^{\top M}=1^{2} \mathrm{C} /$ SMBus input buffer

## PIC24FJ128GA310 FAMILY

TABLE 1-4: PIC24FJ128GA310 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

| Pin <br> Function | Pin Number/Grid Locator |  |  |  | Input <br> Buffer |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | 64-Pin <br> TQFP | 80-Pin <br> TQFP | 100-Pin <br> TQFP | 121-Pin <br> BGA |  |  |  |
| VBAT | 57 | 71 | 86 | A7 | P | - | Back-up Battery. |
| VCAP | 56 | 70 | 85 | B7 | P | - | External Filter Capacitor Connection (regulator <br> enabled). |
| VDD | 10,26, <br> 38 | 12,32, <br> 48 | 2,16, <br> 37,46, <br> 62 | C2, F8, <br> G5, H6, <br> K8 | P | - | Positive Supply for Peripheral Digital Logic and I/O <br> Pins. |
| VLCAP1 | 5 | 7 | 11 | F4 | I | ANA | LCD Drive Charge Pump Capacitor Inputs. |
| VLCAP2 | 6 | 8 | 12 | F2 | I | ANA |  |
| VREF+ | - | 24 | 29 | K3 | I | ANA | Comparator/A/D Reference Voltage (low) Input <br> (default). |
| VREF- | - | 23 | 28 | L2 | I | ANA | Comparator/A/D Reference Voltage (high) Input <br> (default). |
| Vss | $9,25,41$ | 11,31, <br> 51 | 15,36, <br> 45,65, <br> 75 | B10, F5, <br> F10, G6, <br> G7 | P | - | Ground Reference for Logic and I/O Pins. |

### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC24FJ128GA310 family family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.
The following pins must always be connected:

- All Vdd and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used
(see Section 2.2 "Power Supply Pins")
- $\overline{M C L R}$ pin
(see Section 2.3 "Master Clear (MCLR) Pin")
- Vcap pin
(see Section 2.4 "Voltage Regulator Pin (Vcap)")
These pins must also be connected if they are being used in the end application:
- PGECx/PGEDx pins used for In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used
(see Section 2.6 "External Oscillator Pins")
Additionally, the following pins may be required:
- Vref+/Vref- pins used when external voltage reference for analog modules is implemented

Note: $\quad$ The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS


Key (all values are recommendations):
C1 through C6: $0.1 \mu \mathrm{~F}, 20 \mathrm{~V}$ ceramic
C 7 : $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$ or greater, tantalum or ceramic
R1: $10 \mathrm{k} \Omega$
R2: $100 \Omega$ to $470 \Omega$
Note 1: See Section 2.4 "Voltage Regulator Pin (VCAP)" for details on selecting the proper capacitor for Vcap.
2: The example shown is for a PIC24F device with five VDD/Vss and AVdd/AVss pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

### 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, Vss, AVDD and AVss is required.
Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: $\mathrm{A} 0.1 \mu \mathrm{~F}(100 \mathrm{nF})$, $10-20 \mathrm{~V}$ capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch ( 6 mm ).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz ), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \mu \mathrm{~F}$ to $0.001 \mu \mathrm{~F}$. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., $0.1 \mu \mathrm{~F}$ in parallel with $0.001 \mu \mathrm{~F}$ ).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.


### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including microcontrollers to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from $4.7 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$.

### 2.3 Master Clear (MCLR) Pin

The $\overline{M C L R}$ pin provides two specific device functions: device Reset, and device programming and debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.
During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\mathrm{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C 1 , be isolated from the $\overline{M C L R}$ pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.
Any components associated with the $\overline{M C L R}$ pin should be placed within 0.25 inch ( 6 mm ) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS


Note 1: R1 $10 \mathrm{k} \Omega$ is recommended. A suggested starting value is $10 \mathrm{k} \Omega$. Ensure that the MCLR pin VIH and VIL specifications are met.
2: $\mathrm{R} 2 \leq 470 \Omega$ will limit any current flowing into $\overline{\mathrm{MCLR}}$ from the external capacitor, C , in the event of $\overline{\mathrm{MCLR}}$ pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the $\overline{M C L R}$ pin VIH and VIL specifications are met.

### 2.4 Voltage Regulator Pin (VcAP)

A low-ESR ( $<5 \Omega$ ) capacitor is required on the VcAP pin to stabilize the output voltage of the on-chip voltage regulator. The VCAP pin must not be connected to VDD and must use a capacitor of $10 \mu \mathrm{~F}$ connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specification can be used.
The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch ( 6 mm ). Refer to Section 32.0 "Electrical Characteristics" for additional information.
Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.
Refer to Section 29.2 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator.

FIGURE 2-3: FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED Vcap


Note: Typical data measurement at $25^{\circ} \mathrm{C}, 0 \mathrm{~V}$ DC bias.

TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

| Make | Part \# | Nominal <br> Capacitance | Base Tolerance | Rated Voltage | Temp. Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TDK | C3216X7R1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $125^{\circ} \mathrm{C}$ |
| TDK | C3216X5R1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $85^{\circ} \mathrm{C}$ |
| Panasonic | ECJ-3YX1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $125^{\circ} \mathrm{C}$ |
| Panasonic | ECJ-4YB1C106K | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $85^{\circ} \mathrm{C}$ |
| Murata | GRM32DR71C106KA01L | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $125^{\circ} \mathrm{C}$ |
| Murata | GRM31CR61C106KC31L | $10 \mu \mathrm{~F}$ | $\pm 10 \%$ | 16 V | -55 to $85^{\circ} \mathrm{C}$ |

### 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.
Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.
Typical low-cost, $10 \mu \mathrm{~F}$ ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as $\pm 10 \%$ to $\pm 20 \%$ (X5R and X7R), or $-20 \% /+80 \%$ (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.
The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex: $\pm 15 \%$ over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of $+22 \% /-82 \%$. Due to the extreme temperature tolerance, a $10 \mu \mathrm{~F}$ nominal rated Y 5 V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.
In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.
Typical DC bias voltage vs. capacitance graph for X7R type capacitors is shown in Figure 2-4.

FIGURE 2-4: DC BIAS VOLTAGE vs. CAPACITANCE CHARACTERISTICS


When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16 V for the 2.5 V or 1.8 V core voltage. Suggested capacitors are shown in Table 2-1.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed $100 \Omega$.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.
For more information on available Microchip development tools connection requirements, refer to Section 30.0 "Development Support".

### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Configuration" for details).
The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch ( 12 mm ) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.
Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.
Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).
For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC ${ }^{\text {TM }}$ and PICmicro ${ }^{\circledR}$ Devices"
- AN849, "Basic PICmicro ${ }^{\circledR}$ Oscillator Design"
- AN943, "Practical PICmicro ${ }^{\circledR}$ Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-5:
SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT


Fine-Pitch (Dual-Sided) Layouts:


## PIC24FJ128GA310 FAMILY

### 2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.
All PIC24F devices will have either one or more ADnPCFG registers or several ANSx registers (one for each port); no device will have both. Refer to Section 11.2 "Configuring Analog Port Pins (ANSx)" for more specific information.
The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the A/D module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADnPCFG or ANSx registers. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic ' 0 ', which may affect user application functionality.


### 2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ resistor to Vss on unused pins and drive the output to logic low.

### 3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 44. "CPU with Extended Data Space (EDS)" (DS39732). The information in this data sheet supersedes the information in the FRM.

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4 M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.
PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The $16^{\text {th }}$ working register (W15) operates as a Software Stack Pointer for interrupts and calls.
The lower 32 Kbytes of the data space can be accessed linearly. The upper 32 Kbytes of the data space are referred to as extended data space to which the extended data RAM, EPMP memory space or program memory can be mapped.
The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal and Memory Direct Addressing modes, along with three other groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, $A+B=C$ ) to be executed in a single cycle.

A high-speed, 17-bit x 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit x 16 -bit or 8 -bit $x 8$-bit, integer multiplication. All multiply instructions execute in a single cycle.
The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16 -bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.
The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.
A block diagram of the CPU is shown in Figure 3-1.

### 3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 3-1. All registers associated with the programmer's model are memory mapped.

## PIC24FJ128GA310 FAMILY

FIGURE 3-1: PIC24F CPU CORE BLOCK DIAGRAM


TABLE 3-1: CPU CORE REGISTERS

| Register(s) Name |  |
| :--- | :--- |
| W0 through W15 | Wescription |
| PC | 23-Bit Program Counter |
| SR | ALU STATUS Register |
| SPLIM | Stack Pointer Limit Value Register |
| TBLPAG | Table Memory Page Address Register |
| RCOUNT | Repeat Loop Counter Register |
| CORCON | CPU Control Register |
| DISICNT | Disable Interrupt Count Register |
| DSRPAG | Data Space Read Page Register |
| DSWPAG | Data Space Write Page Register |

FIGURE 3－2：PROGRAMMER＇S MODEL


Registers or bits are shadowed for PUSH．S and POP．S instructions．

## PIC24FJ128GA310 FAMILY

### 3.2 CPU Control Registers

## REGISTER 3-1: SR: ALU STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DC |
| bit 15 |  |  |  |  |  |  |  |


| $\mathrm{R} / \mathrm{W}-0^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(1)}$ | $\mathrm{R}-0$ | $\mathrm{R} / \mathrm{W}-0$ | $\mathrm{R} / \mathrm{W}-0$ | $\mathrm{R} / \mathrm{W}-0$, | $\mathrm{R} / \mathrm{W}-0$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IPL2} 2^{(2)}$ | $\mathrm{IPL} 1^{(2)}$ | $\mathrm{IPLO}^{(2)}$ | RA | N | OV | Z | C |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

bit 15-9 Unimplemented: Read as ' 0 '
bit 8 DC: ALU Half Carry/Borrow bit
$1=$ A carry out from the $4^{\text {th }}$ low-order bit (for byte-sized data) or $8^{\text {th }}$ low-order bit (for word-sized data) of the result occurred
$0=$ No carry out from the $4^{\text {th }}$ or $8^{\text {th }}$ low-order bit of the result has occurred
bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits ${ }^{(1,2)}$
$111=$ CPU interrupt priority level is 7 (15); user interrupts are disabled
$110=$ CPU interrupt priority level is 6 (14)
$101=$ CPU interrupt priority level is 5 (13)
$100=$ CPU interrupt priority level is 4 (12)
011 = CPU interrupt priority level is 3 (11)
$010=$ CPU interrupt priority level is 2 (10)
001 = CPU interrupt priority level is 1 (9)
000 = CPU interrupt priority level is 0 (8)
bit 4 RA: REPEAT Loop Active bit
1 = REPEAT loop in progress
$0=$ REPEAT loop not in progress
bit $3 \quad N$ : ALU Negative bit
1 = Result was negative
$0=$ Result was not negative (zero or positive)
bit 2 OV: ALU Overflow bit
1 = Overflow occurred for signed (2's complement) arithmetic in this arithmetic operation
$0=$ No overflow has occurred
bit 1
Z: ALU Zero bit
1 = An operation, which affects the $Z$ bit, has set it at some time in the past
$0=$ The most recent operation, which affects the $Z$ bit, has cleared it (i.e., a non-zero result)
bit $0 \quad$ C: ALU Carry/Borrow bit
1 = A carry out from the Most Significant bit of the result occurred
$0=$ No carry out from the Most Significant bit of the result occurred
Note 1: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1 .
2: The IPL Status bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1 .

REGISTER 3-2: CORCON: CPU CORE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | R/C-0 | R-1 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $I P L 3^{(1)}$ | r | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{C}=$ Clearable bit | $\mathrm{r}=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-4 Unimplemented: Read as ' 0 '
bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit ${ }^{(1)}$
1 = CPU interrupt priority level is greater than 7
$0=$ CPU interrupt priority level is 7 or less
bit $2 \quad$ Reserved: Read as ' 1 '
bit 1-0 Unimplemented: Read as ' 0 '
Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits ( $\mathrm{SR}<7: 5>$ ) to form the CPU interrupt priority level; see Register 3-1 for bit description.

## PIC24FJ128GA310 FAMILY

### 3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as $\overline{\text { Borrow }}$ and $\overline{\text { Digit Borrow }}$ bits, respectively, for subtraction operations.
The ALU can perform 8 -bit or 16 -bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.
The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16 -bit divisor division.

### 3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

1. 16 -bit $\times 16$-bit signed
2. 16-bit $\times 16$-bit unsigned
3. 16 -bit signed $\times 5$-bit (literal) unsigned
4. 16 -bit unsigned $\times 16$-bit unsigned
5. 16 -bit unsigned $\times 5$-bit (literal) unsigned
6. 16-bit unsigned $\times 16$-bit signed
7. 8 -bit unsigned $\times 8$-bit unsigned

### 3.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

1. 32-bit signed/16-bit signed divide
2. 32-bit unsigned/16-bit unsigned divide
3. 16-bit signed/16-bit signed divide
4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in WO and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor ( Wn ), and any W register (aligned) pair $(\mathrm{W}(\mathrm{m}+1): \mathrm{Wm})$ for the 32 -bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15 -bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.
A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE BIT AND MULTI-BIT SHIFT OPERATION

| Instruction | Description |
| :---: | :--- |
| ASR | Arithmetic shift right source register by one or more bits. |
| SL | Shift left source register by one or more bits. |
| LSR | Logical shift right source register by one or more bits. |

### 4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows direct access of program memory from the data space during code execution.

### 4.1 Program Memory Space

The program address memory space of the PIC24FJ128GA310 family devices is 4M instructions. The space is addressable by a 24 -bit value derived
from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".
User access to the program memory space is restricted to the lower half of the address range ( 000000 h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.
Memory maps for the PIC24FJ128GA310 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ128GA310 FAMILY DEVICES

|  | PIC24FJ64GA3XX | PIC24F128GA3XX |  |
| :---: | :---: | :---: | :---: |
| $\pi$ | GOTO Instruction | GOTO Instruction |  |
|  | Reset Address | Reset Address | 000004h |
|  | Interrupt Vector Table | Interrupt Vector Table | 0000FEh |
|  | Reserved | Reserved | 000100h |
|  | Alternate Vector Table | Alternate Vector Table | 0001FEh |
|  | User Flash Program Memory (22K instructions) | User Flash Program Memory |  |
|  | Flash Config Words | (44K instructions) | 00ABFEh |
|  |  |  | 00AC00h |
|  |  | Flash Config Words | $\begin{aligned} & \text { 0157FEh } \\ & \text { 015800h } \end{aligned}$ |
|  | Unimplemented Read ' 0 ' | Unimplemented Read ' 0 ' |  |
|  |  |  | 7FFFFEh <br> 800000h |
|  | Reserved | Reserved |  |
|  |  |  | F7FFFEh F80000h |
|  | Device Config Registers | Device Config Registers | F8000Eh |
|  | Reserved | Reserved |  |
|  |  |  | FEFFFEh <br> FFOOOOh |
|  | DEVID (2) | DEVID (2) | FFFFFEh |
| Note: | Memory areas are not shown to scale. |  |  |

## PIC24FJ128GA310 FAMILY

### 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).
Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

### 4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 000000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to $0001 F F h$. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in Section 8.1 "Interrupt Vector Table".

### 4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ128GA310 family devices, the top four words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration register. The addresses of the Flash Configuration Word for devices in the PIC24FJ128GA310 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.
The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words does not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in Section 29.0 "Special Features".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ128GA310 FAMILY DEVICES

| Device | Program <br> Memory <br> (Words) | Configuration Word <br> Addresses |
| :--- | :---: | :--- |
| PIC24FJ64GA3XX | 22,016 | 00ABF8h:00ABFEh |
| PIC24FJ128GA3XX | 44,032 | 0157F8h:0157FEh |

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION


### 4.2 Data Memory Space

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 45. "Data Memory with Extended Data Space (EDS)" (DS39733). The information in this data sheet supersedes the information in the FRM.

The PIC24F core has a 16 -bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 4-3.
The 16 -bit wide data addresses in the data memory space point to bytes within the Data Space (DS). This gives a DS address range of 64 Kbytes or 32 K words. The lower half (0000h to 7FFFh) is used for implemented (on-chip) memory addresses.

The upper half of data memory address space (8000h to FFFFh) is used as a window into the Extended Data Space (EDS). This allows the microcontroller to directly access a greater range of data beyond the standard 16 -bit address range. EDS is discussed in detail in Section 4.2.5 "Extended Data Space (EDS)".
The lower half of DS is compatible with previous PIC24F microcontrollers without EDS. All PIC24FJ128GA310 family devices implement 8 Kbytes of data RAM in the lower half of DS, from 0800h to 27FFh.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16 -bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24FJ128GA310 FAMILY DEVICES


Note: Memory areas not shown to scale.

## PIC24FJ128GA310 FAMILY

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $\mathrm{PIC}^{\circledR}$ MCUs and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of $\mathrm{Ws}+1$ for byte operations and Ws + 2 for word operations.
Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.
All word accesses must be aligned to an even address. Mis-aligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.
All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.
Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

### 4.2.3 NEAR DATA SPACE

The 8 -Kbyte area between 0000 h and 1 FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

### 4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.
SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as ' 0 '. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-34.

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

| SFR Space Address |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | xx00 | xx20 | xx40 | xx60 | xx80 | xxA0 | xxC0 | xxE0 |
| 000h | Core |  |  | ICN | Interrupts |  |  | - |
| 100h | Timers |  | Capture |  | Compare |  |  | - |
| 200h | $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ | UART | SPI/UART | - | - | UART |  |  |
| 300h | A/D/CTMU |  |  | - | DMA |  | - |  |
| 400h | - | - | - | - | - | - | ANA | - |
| 500h | - | - | - | - | LCD |  | - | LCD |
| 600h | EPMP | RTC/CMP | CRC | - | PPS |  |  | - |
| 700h | - | - | System | NVM/PMD | - | - | - | - |

Legend: - = No implemented SFRs in this block
TABLE 4-3: CPU CORE REGISTERS MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{aligned} & \text { All } \\ & \text { Resets } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WREG0 | 0000 | Working Register 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG1 | 0002 | Working Register 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG2 | 0004 | Working Register 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG3 | 0006 | Working Register 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG4 | 0008 | Working Register 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG5 | 000A | Working Register 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG6 | 000C | Working Register 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG7 | 000E | Working Register 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG8 | 0010 | Working Register 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG9 | 0012 | Working Register 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG10 | 0014 | Working Register 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG11 | 0016 | Working Register 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG12 | 0018 | Working Register 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG13 | 001A | Working Register 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG14 | 001C | Working Register 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| WREG15 | 001E | Working Register 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0800 |
| SPLIM | 0020 | Stack Pointer Limit Value Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| PCL | 002E | Program Counter Low Word Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| PCH | 0030 | - | - | - | - | - | - | - | - | Program Counter Register High Byte |  |  |  |  |  |  |  | 0000 |
| DSRPAG | 0032 | - | - | - | - | - | - | Extended Data Space Read Page Address Register |  |  |  |  |  |  |  |  |  | 0001 |
| DSWPAG | 0034 | - | - | - | - | - | - | - | Extended Data Space Write Page Address Register |  |  |  |  |  |  |  |  | 0001 |
| RCOUNT | 0036 | Repeat Loop Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| SR | 0042 | - | - | - | - | - | - | - | DC | IPL2 | IPL1 | IPLO | RA | N | OV | z | C | 0000 |
| CORCON | 0044 | - | - | - | - | - | - | - | - | - | - | - | - | IPL3 | $r$ | - | - | 0004 |
| DISICNT | 0052 | - | - | Disable Interrupts Counter Register |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| TBLPAG | 0054 | - | - | - | - | - | - | - | - | Table Memory Page Address Register |  |  |  |  |  |  |  | 0000 |

PIC24FJ128GA310 FAMILY

INTERRUPT CONTROLLER REGISTER MAP

| ¢ $\begin{gathered}\text { ¢ } \\ \stackrel{y}{0} \\ \text { ¢ }\end{gathered}$ | $\begin{aligned} & \bullet \\ & \stackrel{\rightharpoonup}{\bullet} \end{aligned}$ | $\stackrel{\stackrel{\circ}{\bullet}}{\stackrel{\circ}{\circ}}$ | $\stackrel{\stackrel{\rightharpoonup}{\bullet}}{\stackrel{\circ}{\circ}}$ | $\stackrel{\stackrel{\circ}{\bullet}}{\stackrel{\circ}{\circ}}$ | $\stackrel{\stackrel{\circ}{\circ}}{\stackrel{\circ}{\circ}}$ | $\begin{aligned} & \bullet \\ & \stackrel{\ominus}{+} \\ & \hline \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\stackrel{\stackrel{\circ}{\bullet}}{\stackrel{\circ}{\circ}}$ | $\stackrel{\stackrel{\rightharpoonup}{\bullet}}{\stackrel{\odot}{\odot}} \mid$ | $\stackrel{\stackrel{\circ}{\circ}}{\stackrel{\circ}{\circ}}$ | $\stackrel{\odot}{\bullet}$ | $\stackrel{\stackrel{\rightharpoonup}{\bullet}}{\stackrel{\circ}{\odot}}$ | $\stackrel{\square}{\bullet}$ | $\stackrel{\otimes}{\bullet}$ | $\stackrel{\square}{\bullet}$ | $\stackrel{\square}{\bullet}$ | ® | $\stackrel{\circ}{\bullet}$ | $\underset{寸}{f}$ | $\underset{~}{寸}$ | $\underset{寸}{Z}$ | $\stackrel{\square}{\odot}$ | $\dot{寸}$ | $\stackrel{\circ}{\square}$ | $\underset{寸}{q}$ | $\mathcal{Z}$ | ®® |  |  | $\stackrel{o}{d}$ | $\stackrel{\circ}{寸}$ | $\stackrel{\stackrel{\rightharpoonup}{Ð}}{\stackrel{~}{\odot}}$ | $\stackrel{\circ}{\text { ¢ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| － | 1 | $\begin{aligned} & \mathbf{Q} \\ & \stackrel{\rightharpoonup}{\mathbf{2}} \\ & \stackrel{y}{2} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \underline{\mathrm{L}} \\ & \stackrel{\mathrm{E}}{2} \end{aligned}\right.$ | $\left\|\begin{array}{l} \stackrel{u}{\bar{N}} \\ \underset{\omega}{\omega} \end{array}\right\|$ | $\left\|\begin{array}{c} \stackrel{u}{\underset{N}{N}} \\ \stackrel{\rightharpoonup}{s} \end{array}\right\|$ | I | I | 1 | 1 | 1 | $\stackrel{\underset{\rightharpoonup}{\mathrm{E}}}{\underline{\mathrm{E}}}$ | $\left\|\begin{array}{l} \underset{\sim}{\tilde{\omega}} \\ \stackrel{N}{\omega} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \stackrel{\mathrm{w}}{\stackrel{\rightharpoonup}{N}} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}\right.$ | I | I | 1 | 1 | 1 |  | ㅇ $\frac{3}{3}$ $\sum_{0}^{1}$ 0 | $\frac{0}{\bar{N}}$ | $\begin{array}{\|l\|l} \hline \frac{0}{x} \\ \frac{x}{5} \end{array}$ |  | $\begin{aligned} & \frac{0}{2} \\ & \frac{\underset{2}{2}}{2} \end{aligned}$ | $\frac{0}{2}$ | $\frac{1}{5}$ | ¢ | $\sum_{0}$ | $\overline{\bar{O}}$ | I | I | I | 1 |
| F | $\begin{array}{\|l\|l\|} \hline \frac{1}{\vec{u}} \\ \underset{U}{0} \\ 0 \end{array}$ | $\stackrel{\stackrel{n}{\underset{\sim}{2}}}{\stackrel{\rightharpoonup}{\Sigma}}$ | $\|\underline{\underline{\mathrm{U}}}\|$ | $\begin{array}{\|l\|} \hline \frac{u}{U} \\ \frac{N}{\Sigma} \end{array}$ | $\left.\begin{gathered} \frac{\mathrm{u}}{\mathrm{~N}} \\ \stackrel{\rightharpoonup}{\mathrm{O}} \end{gathered} \right\rvert\,$ | $\left\lvert\, \begin{aligned} & \stackrel{u}{\bar{N}} \\ & \omega \\ & \omega \end{aligned}\right.$ | $\frac{\stackrel{\rightharpoonup}{\hat{x}}}{\stackrel{\rightharpoonup}{5}}$ | $\left\|\begin{array}{l} \stackrel{u}{\tilde{x}} \\ \underset{\sim}{w} \end{array}\right\|$ | 1 | 1 | $\stackrel{\underline{\omega}}{\underline{\tilde{j}}}$ | $\begin{array}{\|l\|} \hline \frac{\omega}{\tilde{N}} \\ \frac{N}{\Sigma} \end{array}$ |  | $\left\|\begin{array}{l} \underset{\sim}{\tilde{N}} \\ \stackrel{N}{\omega} \end{array}\right\|$ | $\left\|\begin{array}{l} \frac{\mathrm{w}}{\underset{\sim}{w}} \\ \stackrel{\rightharpoonup}{\mathrm{u}} \end{array}\right\|$ |  | ｜ | 1 | $\begin{array}{\|l\|l\|} \hline \frac{2}{2} \\ \vdots \\ \underline{2} \end{array}$ | ᄃ <br> $⿳ 亠 口 冋$ | $\frac{\bar{\Gamma}}{\bar{N}}$ | $\frac{\stackrel{\rightharpoonup}{2}}{\frac{1}{x}}$ |  | $\begin{aligned} & \stackrel{\Sigma}{\bar{n}} \\ & \underline{z} \end{aligned}$ | $\begin{array}{\|l\|l} \hline \frac{\bar{y}}{\sqrt{2}} \\ \sum_{0} \end{array}$ | $\stackrel{\overline{2}}{\stackrel{\rightharpoonup}{5}}$ | $\begin{array}{\|c} \frac{\bar{\rightharpoonup}}{\bar{N}} \\ \stackrel{\rightharpoonup}{0} \end{array}$ |  | $\begin{aligned} & \overline{\grave{0}} \\ & \underline{\overline{0}} \end{aligned}$ | I | I | 1 | 1 |
| $\stackrel{\text { N }}{\text { N }}$ |  | $\left\lvert\, \begin{aligned} & \stackrel{a}{v} \\ & \underset{y}{\underset{z}{2}} \end{aligned}\right.$ | $\left\|\begin{array}{c} \stackrel{\rightharpoonup}{\bar{U}} \\ \mathrm{O} \end{array}\right\|$ | $\sum_{0}^{4}$ | 1 | $\begin{array}{\|l} \stackrel{U}{\widehat{N}} \\ \frac{N}{\Sigma} \end{array}$ |  | $\left\lvert\, \begin{aligned} & \frac{u}{x} \\ & \underset{\sim}{x} \\ & \underset{S}{2} \end{aligned}\right.$ | 1 | 1 | $\underset{\sim}{\underset{U}{U}}$ | $\sum_{0}^{\omega}$ | 1 | $\left\|\begin{array}{l} \underset{\sim}{\tilde{N}} \\ \stackrel{N}{\Sigma} \end{array}\right\|$ | $\left\|\begin{array}{l} \stackrel{\rightharpoonup}{\underset{\sim}{\widetilde{w}}} \\ \stackrel{\rightharpoonup}{S} \end{array}\right\|$ |  | । | ｜ | $\begin{array}{\|l\|l\|} \substack{\mathrm{N} \\ \hline \mathbf{E}} \\ \hline \end{array}$ | N <br> 1 <br> $\sum_{0}^{2}$ | $\frac{N}{\bar{N}}$ | $\stackrel{\text { N }}{\frac{2}{x}}$ | N | $\frac{\stackrel{N}{\bar{n}}}{\stackrel{\Sigma}{z}}$ | ${ }^{\frac{N}{2}}$ | $\frac{\mathrm{N}}{\stackrel{N}{5}}$ |  | $\begin{aligned} & N \\ & \frac{N}{N} \\ & \sum_{0}^{N} \\ & \sum_{0} \end{aligned}$ | $\underline{\mathrm{N}}$ | I | ｜ | 1 | I |
| $\stackrel{m}{i=1}$ |  | $\begin{aligned} & \stackrel{1}{\mathbf{M}} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\|\stackrel{u}{\bar{F}}\|$ | $\stackrel{u}{\bar{Z}}$ | 1 | 1 | $\begin{array}{\|l} \frac{1}{0} \\ \mathbb{Y} \end{array}$ | $\left\lvert\, \begin{gathered} \frac{1}{x} \\ \underset{y}{x} \\ \underset{y}{2} \end{gathered}\right.$ | I | 1 | $\frac{\underset{\sim}{\boldsymbol{w}}}{\boldsymbol{F}}$ | 岂 | 1 | 1 | $\left\|\begin{array}{l} \underline{\sim} \\ \underset{\sim}{\mathcal{O}} \\ \hline \end{array}\right\|$ | $\begin{array}{\|c} \stackrel{\rightharpoonup}{x} \\ \stackrel{y}{n} \\ \hline \end{array}$ | I | I | 1 |  |  | 1 |  |  | I |  |  |  |  |  |  | 1 | I |
| $\stackrel{ \pm}{ \pm}$ |  | $\left\lvert\, \begin{aligned} & \frac{1}{4} \\ & \stackrel{y}{z} \\ & \underline{2} \end{aligned}\right.$ | $\left\|\begin{array}{l} \frac{1}{0} \\ \frac{1}{2} \\ \sum_{0}^{2} \end{array}\right\|$ | $\mid \stackrel{\stackrel{u}{\bar{z}}}{\stackrel{\rightharpoonup}{z}}$ | $\left\lvert\, \begin{aligned} & \frac{1}{⿳ 亠 丷 厂 彡} \\ & \sum_{0}^{T} \end{aligned}\right.$ | I | I | 1 | \| | 1 |  | $\left\lvert\, \begin{aligned} & \underline{\omega} \\ & \stackrel{\rightharpoonup}{z} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \frac{\mathrm{m}}{\bar{N}} \\ & \sum_{0}^{\mathbf{T}} \end{aligned}\right.$ | 1 | I |  | 荷 | I | 응 | $\underset{\underline{\mathrm{O}}}{\mathrm{O}}$ |  | $\frac{\stackrel{\circ}{2}}{\overline{4}}$ | 을 <br> $\stackrel{1}{2}$ <br> N | ｜ | $\begin{aligned} & \text { O} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ | $\frac{\stackrel{0}{2}}{\stackrel{\rightharpoonup}{2}}$ | $\frac{0}{\frac{0}{\mathrm{~N}}}$ | $\begin{aligned} & \text { O} \\ & \underline{\hat{0}} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & 0 \\ & \frac{1}{3} \\ & 0 \\ & 0 \end{aligned}$ | $\frac{0}{\infty}$ |  | $\frac{\stackrel{0}{2}}{\stackrel{y}{2}}$ | ${ }^{\text {2 }}$ |
| $\stackrel{\circ}{\dot{\sim}}$ | I | ｜ | $\underline{\underline{U}}$ | 1 | $\left\lvert\, \begin{aligned} & \stackrel{\rightharpoonup}{\overline{\mathrm{O}}} \\ & \underline{2} \end{aligned}\right.$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathbf{N}} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | I | ｜ | 1 | $\left\lvert\, \begin{array}{\|l\|} \hline \frac{\mathrm{U}}{\mathrm{O}} \\ \stackrel{4}{4} \end{array}\right.$ | $\mid \underset{\underline{\mathrm{N}}}{\underline{\mathrm{~N}}}$ | 1 | $\begin{array}{\|l\|l\|} \hline \underline{\tilde{O}} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \stackrel{\rightharpoonup}{ల} \\ \underset{\sim}{2} \end{array}$ | I |  | 1 | $\begin{array}{\|l} \frac{\mathrm{w}}{\mathbf{O}} \\ \frac{\mathbb{L}}{} \end{array}$ | 気 | $\underset{\underline{\mathrm{O}}}{\stackrel{\mathrm{I}}{2}}$ |  | $\frac{\bar{\beth}}{\overline{<}}$ |  | ｜ | $\begin{array}{\|l} \overline{\mathrm{I}} \\ \underline{\mathrm{O}} \end{array}$ | $\frac{\underset{\mathrm{V}}{\overline{\mathrm{~N}}}}{\underline{\mathrm{I}}}$ | $\frac{\stackrel{\rightharpoonup}{\mathrm{N}}}{\stackrel{\rightharpoonup}{\mathrm{~N}}}$ | $\begin{array}{\|l\|} \overline{\overline{0}} \\ \underline{0} \end{array}$ | $\begin{aligned} & \overline{\mathrm{I}} \\ & \text { B } \\ & \hline \end{aligned}$ | $\frac{\bar{a}}{\bar{n}}$ |  | $\begin{aligned} & \stackrel{\Gamma}{\bar{M}} \\ & \stackrel{\rightharpoonup}{\mathrm{~V}} \end{aligned}$ | 気 |
| $\stackrel{\circ}{\stackrel{\circ}{\mathbf{\omega}}}$ | I | 1 | $\left\lvert\, \begin{array}{\|l\|l\|} \stackrel{u}{\mathrm{O}} \\ \hline \end{array}\right.$ | $\begin{array}{\|l\|l\|} \underline{\widehat{O}} \\ \hline \end{array}$ | $\underline{\underline{U}} \mid$ | $\frac{\stackrel{4}{7}}{\underset{\sim}{2}}$ | I | ｜ | I | 1 |  | $\begin{array}{\|l\|l\|} \underline{\mathrm{O}} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|l\|} \underline{\mathrm{w}} \\ \underline{J} \end{array}$ | $\left\lvert\, \begin{gathered} \underline{\sim} \\ \stackrel{y}{\tau} \end{gathered}\right.$ | 1 | ｜ | $\dagger$ | 1 | 首 | $\underset{\underline{\mathrm{O}}}{\stackrel{\mathrm{~N}}{2}}$ | $\stackrel{N}{\stackrel{N}{ㄹ}}$ | $\frac{\stackrel{N}{\bar{Q}}}{\overline{<}}$ |  | \| | $\begin{aligned} & \mathrm{N} \\ & \stackrel{\mathrm{~N}}{\bar{O}} \end{aligned}$ | $\stackrel{\underset{N}{\mathrm{~N}}}{\stackrel{\rightharpoonup}{\mathrm{Z}}}$ | $\frac{\stackrel{N}{\mathrm{~N}}}{\frac{\mathrm{~N}}{\mathrm{~N}}}$ | $\begin{aligned} & \underline{N} \\ & \underline{\tilde{0}} \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \frac{1}{3} \\ & 0 \end{aligned}$ | $\frac{N}{n}$ | N N N | $\frac{\mathrm{N}}{\stackrel{N}{\mathbf{N}}}$ | N |
| $\stackrel{N}{ \pm}$ | I | ｜ | $\stackrel{\text { U }}{\text { N }}$ | 1 | $\left\|\begin{array}{\|c} \frac{1}{\vdots ⿹} \\ \underline{0} \end{array}\right\|$ | 1 | 1 | $\begin{array}{\|l\|} \hline \frac{u}{\bar{w}} \\ \stackrel{y}{y} \\ \hline \end{array}$ | I | 1 | $\stackrel{\underset{\sim}{\underset{\sim}{\mid}} \mid}{ }$ | ｜ | $\begin{array}{\|l\|l\|l\|} \underline{3} \\ \underline{3} \end{array}$ | 1 | ｜ | $\left\lvert\, \begin{aligned} & \stackrel{\rightharpoonup}{\underset{\sim}{y}} \\ & J \end{aligned}\right.$ | I | I | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | I | 1 | ｜ | I |
| $\stackrel{\infty}{\stackrel{\infty}{\omega}}$ | 1 | ｜ | $\left\|\frac{\mathrm{L}}{\overline{\mathrm{~N}}}\right\|$ | $\left\lvert\, \begin{aligned} & \stackrel{u}{\bar{x}} \\ & \sum_{0}^{2} \end{aligned}\right.$ | $\left\|\begin{array}{l} \underline{1} \\ \underline{O} \\ \underline{0} \end{array}\right\|$ | 1 |  | $\left\lvert\, \begin{aligned} & \frac{u}{x} \\ & \underset{\sim}{x} \end{aligned}\right.$ | I | 1 | $\frac{\mathbf{w}}{\bar{\sim}}$ |  | $\begin{array}{\|l\|l\|} \hline \underline{\theta} \\ \underline{\theta} \\ \hline \end{array}$ | 1 | $\stackrel{\stackrel{u}{\partial}}{\underset{\partial}{2}}$ | $\begin{aligned} & \underline{w} \\ & \underset{y}{x} \\ & \underset{y}{2} \end{aligned}$ | 1 | 1 | $\left\lvert\, \begin{aligned} & 0.0 \\ & \bar{\delta} \\ & \hline \end{aligned}\right.$ | $\begin{array}{\|l} \mathrm{O} \\ \underset{\mathrm{O}}{2} \end{array}$ | $\circ$ $\stackrel{\circ}{\square}$ $\bar{n}$ 0 | 일 | $\sum_{i}^{0}$ | $$ | $\frac{0}{2}$ | $\begin{aligned} & \stackrel{0}{x} \\ & \underset{x}{x} \\ & \underset{S}{2} \end{aligned}$ | 1 | $\begin{aligned} & \text { O} \\ & \underline{1} \\ & \underline{J} \end{aligned}$ | $\begin{aligned} & \frac{2}{\circ} \\ & \frac{8}{0} \end{aligned}$ | $\frac{0}{2}$ | $\begin{aligned} & \mathrm{O} \\ & \frac{\mathrm{~N}}{\mathrm{~N}} \\ & \mathrm{~N} \end{aligned}$ | $\begin{aligned} & \frac{0}{2} \\ & \frac{1}{2} \\ & \hline \end{aligned}$ | － |
| $\stackrel{\circ}{\stackrel{\circ}{4}}$ | I | 1 | $\left\|\begin{array}{l} \stackrel{\rightharpoonup}{\tilde{u}} \\ \stackrel{\rightharpoonup}{\omega} \end{array}\right\|$ |  | $\left\|\begin{array}{l} \frac{1}{3 ⿹} \\ 0 \end{array}\right\|$ | 1 | 1 | $\left\lvert\, \begin{gathered} \frac{u}{x} \\ \frac{1}{x} \\ \hline \end{gathered}\right.$ | 1 | I | $\begin{array}{\|l\|l\|} \stackrel{\rightharpoonup}{訁} \\ \stackrel{\rightharpoonup}{\omega} \end{array}$ | $$ |  | 1 | 1 | $\begin{aligned} & \stackrel{\rightharpoonup}{x} \\ & \underset{y}{x} \\ & \hline \end{aligned}$ | 1 | 1 | $\begin{array}{\|l\|l\|} \hline \frac{\grave{0}}{\bar{O}} \end{array}$ | $\underset{\mathrm{O}}{\stackrel{\Sigma}{\bar{O}}}$ |  |  | $\sum_{\lambda}^{\overline{1}}$ | $\underline{\overline{\mathrm{O}}}$ |  | $\begin{aligned} & \frac{\underset{1}{x}}{\substack{N \\ \underset{\sim}{N}}} \end{aligned}$ |  | $\underline{\bar{\delta}}$ | $\begin{aligned} & \overline{\frac{1}{0}} \\ & \hline 8 \end{aligned}$ | $\frac{\bar{\Sigma}}{\frac{\Sigma}{y}}$ | $\begin{aligned} & \stackrel{\Gamma}{\bar{N}} \\ & \frac{N}{\Sigma} \end{aligned}$ | $\frac{\overline{\mathrm{I}}}{\underset{\sim}{z}}$ | $\underline{\square}$ |
| $\frac{\stackrel{O}{7}}{\stackrel{1}{0}}$ | I | 1 | $\left\|\begin{array}{c} \frac{u}{\bar{n}} \\ \stackrel{\rightharpoonup}{0} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \mathrm{u} \\ & \hline \mathrm{O} \\ & \hline \end{aligned}\right.$ | $\left\|\begin{array}{l} \stackrel{4}{\ddot{O}} \\ \mathrm{O} \end{array}\right\|$ | 1 | I | 1 | 1 | 1 | $\left\lvert\, \frac{\underset{\omega}{\bar{\omega}}}{\stackrel{\omega}{\omega}}\right.$ | $\begin{aligned} & \mathrm{w} \\ & \underset{\sim}{\tilde{O}} \end{aligned}$ | $\left\lvert\, \begin{array}{\|l\|l\|} \hline \ddot{O} \\ \hline 0 \end{array}\right.$ | 1 | I | 1 | 1 | 1 | $\frac{\stackrel{N}{\bar{O}}}{\stackrel{0}{2}}$ | $\underset{\mathrm{O}}{\mathrm{~N}}$ | $\frac{\frac{N}{\bar{n}}}{\frac{2}{0}}$ |  | $\sum_{0}^{N}$ | $\begin{array}{\|l\|l} \mathrm{N} \\ \mathrm{~N} \\ \hline \end{array}$ | $\begin{aligned} & \text { N } \\ & \frac{\mathrm{O}}{\tilde{O}} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{\underset{x}{x}} \\ & \stackrel{\rightharpoonup}{S} \end{aligned}$ | 1 | $\begin{aligned} & \mathrm{N} \\ & \underline{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \end{aligned}$ | $\frac{N}{\frac{N}{W}}$ | N N N N |  | N |
| $\begin{aligned} & \text { I } \\ & \text { in } \end{aligned}$ | I | 1 | $\left\lvert\, \begin{aligned} & \frac{1}{x} \\ & \frac{\underline{x}}{5} \end{aligned}\right.$ | $\frac{\stackrel{u}{f}}{f}$ | $\begin{array}{\|l\|l\|} \stackrel{u}{\hat{O}} \\ \hline \end{array}$ | 1 | I | 1 | 1 | 1 | $\frac{\underset{\sim}{x}}{\frac{1}{\Sigma}}$ | $\left\|\frac{\mathrm{w}}{\mathrm{~F}}\right\|$ | $\left\lvert\, \begin{aligned} & \stackrel{\mathrm{w}}{\widehat{\mathrm{O}}} \\ & \hline \end{aligned}\right.$ | I | I | 1 | 1 | 1 | ｜ | 1 | 1 | 1 | 1 | 1 | 1 | I | ｜ | ｜ | 1 |  |  | 1 | 1 |
| $\begin{gathered} \text { N } \\ \stackrel{\text { in }}{2} \end{gathered}$ | 1 | 1 | $\left\|\frac{\stackrel{u}{x}}{\stackrel{x}{5}}\right\|$ | $\frac{4}{\overline{3}}$ | I | I | I | I | I |  | $\left\lvert\, \begin{array}{\|l\|l\|l\|} \underset{\rightharpoonup}{x} \\ \hline \end{array}\right.$ | $\frac{\omega}{\stackrel{\omega}{2}}$ | 1 | I | I | 1 | 1 | 1 | $\stackrel{\stackrel{\varrho}{\stackrel{ }{\rightleftharpoons}}}{\stackrel{1}{2}}$ | $\frac{\mathrm{O}}{\mathrm{~N}}$ | $\frac{0}{\frac{2}{x}}$ | I | $\underset{0}{0}$ | 1 | $\frac{0}{\frac{0}{5}}$ | － | 1 | $\underline{0}$ | $\begin{aligned} & \stackrel{\circ}{\hat{0}} \\ & \hline \end{aligned}$ |  | I | I | 1 |
| $\stackrel{\text { M }}{ \pm}$ | 1 | 1 | $\left\lvert\, \begin{array}{l\|} \stackrel{u}{\bar{c}} \\ \hline \mathbf{Q} \end{array}\right.$ | $\left\lvert\, \frac{\stackrel{\rightharpoonup}{N}}{\stackrel{\rightharpoonup}{\mathbf{Z}}}\right.$ | $\left\lvert\, \begin{array}{\|c\|c\|} \substack{\mathrm{D}} \\ \mid \end{array}\right.$ | $\left.\right\|_{0} ^{\frac{1}{0}}$ | $\sum_{\substack{\mathrm{E}}}^{\stackrel{U}{2}}$ | 1 | I | I | $\frac{\text { 山 }}{\bar{\alpha}}$ | $\stackrel{\underset{\sim}{\underset{\sim}{\underset{~}{2}}} \mid}{ }$ |  |  | $\mid$ | I | 1 | 1 | $\frac{\bar{\varrho}}{\bar{F}}$ | $\stackrel{\bar{\rightharpoonup}}{\bar{\wedge}}$ | $\begin{aligned} & \frac{\Sigma}{2} \\ & \frac{\mathbb{x}}{5} \end{aligned}$ | ｜ | $\sum_{0}^{\Sigma}$ | 1 | $\frac{\overline{2}}{\sqrt{7}}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{x} \\ & \underset{N}{x} \end{aligned}$ | 1 | $\begin{aligned} & \overline{\overline{1}} \\ & \underline{0 ָ} \\ & \hline \end{aligned}$ | $\frac{\overline{1}}{\bar{U}}$ | 1 | I | 1 | 1 |
| $\stackrel{ \pm}{ \pm}$ | 1 | $\left\|\frac{\bar{\omega}}{\square}\right\|$ | $\left\|\frac{u}{\bar{T}}\right\|$ | $\left\lvert\, \begin{aligned} & \stackrel{u}{x} \\ & \underset{\sim}{x} \\ & \underset{S}{2} \end{aligned}\right.$ | $\left\|\frac{u}{\frac{u}{T}}\right\|$ | $\left\lvert\, \begin{array}{\|l} \frac{1}{O} \\ \hline \underline{x} \end{array}\right.$ | । | 1 | 1 | 1 |  | $\left\lvert\, \begin{gathered} \underset{\sim}{x} \\ \underset{\sim}{x} \\ \end{gathered}\right.$ |  | $\left.\begin{array}{\|l\|} \underline{w} \\ \bar{\sim} \\ \underline{x} \end{array} \right\rvert\,$ | I | 1 | 1 | 1 | $\frac{\stackrel{N}{N}}{F}$ | $\stackrel{\mathrm{N}}{\mathrm{~N}}$ | $\begin{aligned} & \stackrel{N}{x} \\ & \frac{N}{x} \\ & \frac{\mathbb{N}}{5} \end{aligned}$ | I | $\underset{0}{\mathrm{~N}}$ | 1 | $\frac{\mathrm{N}}{\mathrm{I}}$ | N | I | $\begin{aligned} & \text { N} \\ & \underline{\hat{0}} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \mathrm{N} \\ & \stackrel{\mathrm{O}}{\mathrm{O}} \end{aligned}$ | I | 1 | 1 | 1 |
| $\stackrel{\text { n }}{\stackrel{1}{ \pm}}$ | $\left\lvert\, \begin{gathered} \frac{\infty}{0} \\ 0 \\ \vdots \\ 2 \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \frac{5}{2} \\ \frac{1}{4} \end{gathered}\right.$ | 1 | $\left\lvert\, \begin{gathered} \frac{1}{x} \\ \underset{N}{\mathrm{I}} \end{gathered}\right.$ | 1 | 1 | I | 1 | I | 1 | 1 | $\left\|\begin{array}{c} \underset{\sim}{x} \\ \underset{\sim}{\Sigma} \end{array}\right\|$ | 1 | I | I | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | I | 1 |
| 흔 | © | $\underset{O}{\circ}$ | $\begin{array}{\|l\|l\|} \hline \mathrm{O} \\ \hline \end{array}$ | $8$ | $\begin{array}{\|c\|} \hline \infty \\ \hline 8 \\ \hline \end{array}$ | $$ | $\begin{array}{\|l\|} \hline 0 \\ \hline 0 \end{array}$ | $\begin{array}{\|l\|} \hline \underset{o}{0} \\ \hline 0 \end{array}$ | $8$ | \% | 茄 | $8$ | $\begin{array}{\|l\|} \hline \infty \\ 8 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 8 \\ 8 \end{array}$ | $0$ | 晏 | $8$ | I | 志 | $\begin{aligned} & 0 \\ & \hline 8 \\ & \hline 8 \end{aligned}$ | 䓵 | $\begin{aligned} & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{array}{\|l\|l\|l\|} \hline 0 \\ 8 \end{array}$ | 曻 | $8$ | © | $\begin{array}{\|l\|l} \hline \mathbf{O} \\ \hline \end{array}$ | 芘 | $\stackrel{\infty}{8}$ |  | $\begin{array}{\|l\|} \hline 0 \\ \hline 0 \end{array}$ | $\underset{8}{\mathrm{~m}}$ | N |
|  |  | $\begin{aligned} & \text { N } \\ & 0 \\ & \underline{u} \\ & \underline{z} \end{aligned}$ | $\begin{array}{\|l\|l} \hline 8 \\ \underline{8} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \underline{5} \\ \hline \end{array}$ | $\begin{array}{\|c} \tilde{\sim} \\ \underline{\sim} \end{array}$ | $\begin{array}{\|l} \tilde{O} \\ \underline{\underline{2}} \\ \hline \end{array}$ | $\begin{array}{\|l} \mathbf{W} \\ \underline{y} \\ \hline \end{array}$ | $\left\|\begin{array}{l} \stackrel{R}{\mathrm{O}} \\ \underline{2} \end{array}\right\|$ | Be |  | $\underset{\sim}{\text { O}}$ | $\begin{aligned} & \mathrm{y} \\ & \underline{u} \end{aligned}$ | O | $\left.\begin{array}{\|c} \tilde{\sim} \\ \underline{u} \end{array} \right\rvert\,$ | $\begin{aligned} & \underset{甘}{U} \\ & \underline{U} \end{aligned}$ | 兌 | $8$ | is | $8$ | U | N | $\begin{array}{\|l\|l\|} \hline 1 \\ \underline{n} \end{array}$ | U | $\begin{array}{\|l\|l\|l} \substack{0 \\ \hline} \end{array}$ | － | O | O | O | O | ¢ | ָ | ¢ | $\stackrel{1}{0}$ |

Legend：$-=$ unimplemented，read as＇ 0 ＇．Reset values are shown in hexadecimal．

| INTERRUPT CONTROLLER REGISTER MAP (CONTINUED) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| IPC16 | 00C4 | - | CRCIP2 | CRCIP1 | CRCIPO | - | U2ERIP2 | U2ERIP1 | U2ERIP0 | - | U1ERIP2 | U1ERIP1 | U1ERIP0 | - | - | - | - | 4440 |
| IPC18 | $00 \mathrm{C8}$ | - | - | - | - | - | - | - | - | - | - | - | - | - | LVDIP2 | LVDIP1 | LVDIP0 | 0004 |
| IPC19 | 00CA | - | - | - | - | - | - | - | - | - | CTMUIP2 | CTMUIP1 | CTMUIPO | - | - | - | - | 0040 |
| IPC20 | 00CC | - | U3TXIP2 | U3TXIP1 | U3TXIP0 | - | U3RXIP2 | U3RXIP1 | U3RXIP0 | - | U3ERIP2 | U3ERIP1 | U3ERIP0 | - | - | - | - | 4440 |
| IPC21 | OOCE | - | U4ERIP2 | U4ERIP1 | U4ERIP0 | - | - | - | - | - | - | - | - | - | - | - | - | 4000 |
| IPC22 | OODO | - | - | - | - | - | - | - | - | - | U4TXIP2 | U4TXIP1 | U4TXIP0 | - | U4RXIP2 | U4RXIP1 | U4RXIPO | 0044 |
| IPC25 | 00D6 | - | - | - | - | - | - | - | - | - | - | - | - | - | LCDIP2 | LCDIP1 | LCDIP0 | 0004 |
| IPC29 | OODE | - | - | - | - | - | - | - | - | - | JTAGIP2 | JTAGIP1 | JTAGIPO | - | - | - | - | 0040 |
| INTTREG | 00E0 | CPUIRQ | - | VHOLD | - | ILR3 | ILR2 | ILR1 | ILR0 | - | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUMO | 0000 |

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal
TABLE 4-6: TIMER REGISTER MAP
TABLE 4-7: INPUT CAPTURE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC1CON1 | 0140 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC1CON2 | 0142 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC1BUF | 0144 | Input Capture 1 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC1TMR | 0146 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC2CON1 | 0148 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC2CON2 | 014A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC2BUF | 014C | Input Capture 2 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC2TMR | 014E | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC3CON1 | 0150 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC3CON2 | 0152 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC3BUF | 0154 | Input Capture 3 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC3TMR | 0156 | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC4CON1 | 0158 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | IC11 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC4CON2 | 015A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC4BUF | 015C | Input Capture 4 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC4TMR | 015E | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC5CON1 | 0160 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC5CON2 | 0162 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC5BUF | 0164 | Input Capture 5 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC5TMR | 0166 | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC6CON1 | 0168 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | IC11 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC6CON2 | 016A | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC6BUF | 016C | Input Capture 6 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC6TMR | 016E | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| IC7CON1 | 0170 | - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSELO | - | - | - | ICI1 | ICIO | ICOV | ICBNE | ICM2 | ICM1 | ICM0 | 0000 |
| IC7CON2 | 0172 | - | - | - | - | - | - | - | IC32 | ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000D |
| IC7BUF | 0174 | Input Capture 7 Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| IC7TMR | 0176 | Timer Value 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

[^0]TABLE 4-8: OUTPUT COMPARE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OC1CON1 | 0190 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC1CON2 | 0192 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC1RS | 0194 | Output Compare 1 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1R | 0196 | Output Compare 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC1TMR | 0198 | Timer Value 1 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC2CON1 | 019A | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСм0 | 0000 |
| OC2CON2 | 019C | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC2RS | 019E | Output Compare 2 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2R | 01A0 | Output Compare 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC2TMR | 01A2 | Timer Value 2 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC3CON1 | 01A4 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC3CON2 | 01A6 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC3RS | 01A8 | Output Compare 3 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3R | 01AA | Output Compare 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC3TMR | 01AC | Timer Value 3 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC4CON1 | 01AE | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осмо | 0000 |
| OC4CON2 | 01B0 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC4RS | 01B2 | Output Compare 4 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4R | 01B4 | Output Compare 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC4TMR | 01B6 | Timer Value 4 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC5CON1 | 01B8 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT1 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСм0 | 0000 |
| OC5CON2 | 01BA | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCBO | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC5RS | 01BC | Output Compare 5 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5R | 01BE | Output Compare 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC5TMR | 01C0 | Timer Value 5 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| OC6CON1 | 01C2 | - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | ОСМ0 | 0000 |
| OC6CON2 | 01 C 4 | FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC6RS | 01C6 | Output Compare 6 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6R | 01C8 | Output Compare 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC6TMR | 01CA | Timer Value 6 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

[^1]TABLE 4－8：OUTPUT COMPARE REGISTER MAP（CONTINUED）

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OC7CON1 | 01CC | － | － | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSELO | ENFLT2 | ENFLT1 | ENFLTO | OCFLT2 | OCFLT1 | OCFLTO | TRIGMODE | OCM2 | OCM1 | осм0 | 0000 |
| OC7CON2 | 01CE | FLTMD | FLTOUT | FLTTRIEN | OCINV | － | DCB1 | DCB0 | OC32 | OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSELO | 000C |
| OC7RS | 01D0 | Output Compare 7 Secondary Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC7R | 01D2 | Output Compare 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| OC7TMR | 01D4 | Timer Value 7 Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |


| $\begin{gathered} \stackrel{n}{\alpha} \\ \stackrel{y}{0} \\ \underset{\sim}{0} \end{gathered}$ | $\begin{array}{\|l\|} \hline \stackrel{\circ}{\odot} \\ \odot \end{array}$ | $\begin{aligned} & \text { u } \\ & \stackrel{\rightharpoonup}{8} \end{aligned}$ | $\begin{aligned} & \odot \\ & \stackrel{\odot}{\odot} \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\odot} \\ & \stackrel{\rightharpoonup}{+} \end{aligned}$ | $\stackrel{\stackrel{\circ}{\odot}}{\stackrel{\circ}{\odot}}$ | $\stackrel{\stackrel{\circ}{\odot}}{\stackrel{\circ}{\odot}}$ | $\begin{aligned} & \stackrel{\odot}{\bullet} \\ & \stackrel{+}{\circ} \end{aligned}$ | $\begin{aligned} & \odot \\ & \stackrel{\odot}{\odot} \\ & \hline \end{aligned}$ | $\begin{array}{\|c} \stackrel{\rightharpoonup}{山} \\ \stackrel{\ominus}{\odot} \end{array}$ | $\stackrel{\stackrel{\circ}{\odot}}{\stackrel{\circ}{\odot}}$ | $\begin{aligned} & \stackrel{\circ}{\bullet} \\ & \stackrel{+}{+} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{\circ} \\ & \stackrel{\circ}{\circ} \end{aligned}$ | $\begin{array}{\|l} \stackrel{\odot}{\odot} \\ \stackrel{\odot}{\odot} \end{array}$ | $\stackrel{\text { ® }}{\stackrel{\circ}{\odot}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { O } \\ & \text { Non } \end{aligned}$ |  |  |  | $\underset{\sim}{\underset{\sim}{2}}$ |  |  |  |  |  |  | $\underset{\sim}{z}$ | $\stackrel{\text { L }}{\stackrel{1}{\oplus}}$ |  |  |
| $\stackrel{\text { H }}{\stackrel{1}{0}}$ |  |  |  | $\begin{aligned} & \underset{\sim}{z} \\ & \underset{\sim}{\sim} \\ & \text { 亿 } \end{aligned}$ | $\begin{array}{\|l\|l} \stackrel{u}{\omega} \\ \text { x } \end{array}$ |  |  |  |  |  | $\begin{aligned} & \underset{\sim}{z} \\ & \underset{\sim}{0} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { u} \\ & \stackrel{\rightharpoonup}{\infty} \end{aligned}$ |  |  |
| $\begin{gathered} \text { N } \\ \end{gathered}$ |  |  |  | $\underset{\sim}{\underset{\alpha}{2}}$ | \|3 |  |  |  |  |  | $\underset{\sim}{\underset{\sim}{2}}$ | $13$ |  |  |
| $\stackrel{m}{\stackrel{m}{i}}$ | $$ |  |  | $\begin{aligned} & \underset{u}{z} \\ & \underset{\sim}{u} \end{aligned}$ | $\infty$ |  |  | $\begin{array}{\|l\|} \stackrel{\rightharpoonup}{\mathbf{D}} \\ \stackrel{\rightharpoonup}{\omega} \\ \underset{\sim}{\sigma} \end{array}$ | $\begin{array}{\|c} \stackrel{\rightharpoonup}{\mathbf{D}} \\ \stackrel{\rightharpoonup}{\mathbf{N}} \\ \stackrel{\rightharpoonup}{\mathscr{O}} \end{array}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{ \pm} \\ & \stackrel{\omega}{0} \\ & 0.0 \\ & 0 \end{aligned}$ | Z | $\infty$ |  |  |
| $\underset{\substack{ \pm \vdots}}{ \pm}$ | $\begin{array}{\|l\|l} \substack{\underset{\sim}{0} \\ \underset{\sim}{0} \\ \hline} \end{array}$ |  |  | $\begin{aligned} & \underset{\sim}{Z} \\ & \underset{\sim}{\mathrm{U}} \\ & \hline \end{aligned}$ | $\square$ |  | $\begin{aligned} & \stackrel{0}{0} \\ & \stackrel{.0}{\mathbf{O}} \\ & 0 . \\ & \mathbb{O} \end{aligned}$ | $\begin{aligned} & \stackrel{\otimes}{\mathbb{O}} \\ & \underset{\sim}{\otimes} \\ & \mathbb{Q} \end{aligned}$ |  | $\begin{aligned} & \text { 잉 } \\ & \stackrel{\pi}{0} \\ & \frac{0}{0} \\ & 0 \end{aligned}$ |  | － | $\begin{aligned} & \frac{1}{ \pm} \\ & \stackrel{\stackrel{\rightharpoonup}{8}}{\bar{O}} \end{aligned}$ |  |
| $\stackrel{n}{10}$ |  |  |  | $\begin{aligned} & \text { ᄃ } \\ & \text { 毕 } \\ & \hline \end{aligned}$ | l太 |  | $\begin{aligned} & \sum_{\mathscr{N}} \\ & \text { ©0 } \\ & \frac{0}{0} \end{aligned}$ |  |  | $\begin{aligned} & \text { M } \\ & \text { O} \\ & \tilde{\sim} \\ & \end{aligned}$ | $\begin{array}{\|l\|l} \text { 上 } \\ \text { 20 } \\ \hline \end{array}$ | $1 \mathbb{1}$ | $\begin{array}{\|l\|l} \stackrel{0}{0} \\ \frac{0}{0} \\ \frac{\square}{4} \end{array}$ |  |
| $\begin{aligned} & 0 \\ & \stackrel{N}{0} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { D } \\ & \text { O} \\ & \text { N } \end{aligned}$ |  |  |  |  |  | $\frac{\underset{\sim}{\underset{\sim}{x}}}{\stackrel{y}{w}}$ | $\begin{aligned} & \text { Z્O } \\ & \text { N} \\ & \text { N } \end{aligned}$ |  |  |
| $\begin{aligned} & \text { N } \\ & \vdots \end{aligned}$ |  |  |  | \|z | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & \underline{3} \end{aligned}$ |  |  |  |  |  | Z | $\begin{aligned} & \text { O } \\ & 0 \\ & \underline{3} \\ & \hline \end{aligned}$ |  |  |
| $\begin{aligned} & \infty \\ & \stackrel{\sim}{m} \end{aligned}$ | I | I |  | $\sum_{\infty}^{\underset{\sim}{\mid c}}$ | 号 |  |  | । | 1 |  | $\sum_{i=2}^{z}$ | $\begin{aligned} & \circ \\ & \stackrel{\circ}{\mathrm{Q}} \end{aligned}$ |  |  |
| $\begin{aligned} & \text { o } \\ & \stackrel{\pi}{i} \end{aligned}$ | I | I | $1$ | $$ | $\begin{array}{\|l\|} \hline \stackrel{\leftarrow}{\star} \\ \stackrel{y}{6} \\ \text { No } \end{array}$ |  |  | ｜ | 1 | 1 | $$ | $\begin{aligned} & \text { เ } \\ & \stackrel{y}{6} \\ & \text { OU } \end{aligned}$ |  |  |
| $\begin{gathered} \mathrm{O} \\ \underset{\sim}{1} \end{gathered}$ | I | 1 | 1 | $\frac{\Sigma_{0}}{\frac{1}{<}}$ | U | 1 | I | ｜ | ｜ | 1 | $\frac{\sum_{0}^{2}}{\mathbb{d}}$ | U | 1 | I |
| $\begin{aligned} & 7 \\ & \stackrel{7}{0} \end{aligned}$ | I | I | 1 | $\underset{\underline{\underline{M}}}{\underset{\underline{\mathrm{I}}}{\mathrm{Z}}}$ | 1 | 1 | I | ｜ | 1 | ｜ | $\underset{\underline{\underline{n}}}{\underset{\underline{M}}{\mathrm{Z}}}$ | 1 | I | 1 |
| $\begin{aligned} & \text { N } \\ & \stackrel{y}{\mathbf{n}} \end{aligned}$ | I | I | I | $\begin{aligned} & \underset{\sim}{\underset{~}{u}} \\ & \underset{\sim}{\underset{u}{u}} \\ & \hline \end{aligned}$ | 1 | 1 | 1 | I | 1 | 1 | $\begin{aligned} & \underset{\sim}{\underset{\sim}{w}} \\ & \underset{\sim}{u} \\ & \hline \end{aligned}$ | 1 | 1 | I |
| $\stackrel{m}{\underset{\sim}{m}}$ | 1 | I | 1 | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{D}} \\ & \underline{0} \\ & \underset{\sim}{\mathrm{~N}} \end{aligned}$ | 1 | 1 | ｜ | ｜ | ｜ | 1 |  | 1 | 1 | I |
| $\begin{aligned} & \underset{\sim}{ \pm} \\ & \stackrel{ \pm}{ \pm} \end{aligned}$ | 1 | I | I | 1 |  | 1 | ｜ | ｜ | 1 | ｜ | ｜ | ¢ | I | ｜ |
|  | 1 | ｜ | I | $\begin{aligned} & \text { Zu} \\ & \underset{\sim}{u} \\ & \hline \end{aligned}$ |  | 1 | ｜ | ｜ | 1 | 1 | $\begin{aligned} & \text { zu} \\ & \underset{\sim}{2} \end{aligned}$ |  | 1 | 1 |
| 흠 | $\underset{\text { IO}}{\mathbf{O}}$ | N্ড 덩 | 菏 | $\underset{\sim}{\circ}$ | ©্ત্ㅇ | 佂 | O | $\stackrel{\circ}{\mathrm{N}}$ | $\stackrel{\underset{N}{\mathrm{~N}}}{ }$ | $\underset{\Delta}{\underset{N}{N}}$ | $\stackrel{\circ}{\grave{\prime}}$ | $\stackrel{\infty}{\bar{\Sigma}}$ | $\underset{\sim}{\nwarrow}$ | $\frac{0}{N}$ |
|  | $\begin{aligned} & \text { D} \\ & \text { N} \\ & \underset{\sim}{N} \\ & \underline{N} \end{aligned}$ | $\begin{aligned} & \text { zㅏㅜ } \\ & \underset{\sim}{F} \\ & \underset{N}{n} \end{aligned}$ | $\begin{aligned} & 0 \\ & \underset{\sim}{\mathcal{N}} \\ & \underset{\sim}{\mathrm{~N}} \\ & \underline{N} \end{aligned}$ | $\begin{aligned} & \mathrm{z} \\ & \mathrm{O} \\ & \bar{U} \\ & \underline{N} \end{aligned}$ | $\begin{aligned} & \underset{\checkmark}{k} \\ & \underset{\sim}{j} \\ & \underset{\sim}{N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { O} \\ & \stackrel{\rightharpoonup}{4} \\ & \text { N} \end{aligned}$ | $\begin{aligned} & \text { Y} \\ & \sum_{\grave{N}}^{N} \\ & \underline{N} \end{aligned}$ | $\begin{aligned} & > \\ & \text { J } \\ & \text { N} \\ & \underset{N}{N} \\ & \hline \end{aligned}$ | $\begin{aligned} & \underset{\sim}{\mathbf{Y}} \\ & \underset{N}{\mathrm{~N}} \\ & \underset{\sim}{\mathbf{N}} \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { x } \\ & \text { N} \\ & \text { N} \\ & \end{aligned}$ | $\begin{aligned} & \text { z } \\ & \text { O} \\ & \text { N} \\ & \text { N} \end{aligned}$ | $\begin{aligned} & \text { G } \\ & \underset{\sim}{N} \\ & \underset{N}{N} \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { Q } \\ & \text { N} \\ & \text { N} \end{aligned}$ | $\begin{array}{\|l\|l} \substack{\mathrm{N} \\ \sum_{N}^{N} \\ \underset{N}{n}} \end{array}$ |

Legend：$-=$ unimplemented，read as＇ 0 ＇．Reset values are shown in hexadecimal．
TABLE 4-10: UART REGISTER MAPS

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U1MODE | 0220 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U1STA | 0222 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U1TXREG | 0224 | - | - | - | - | - | - | - |  |  |  |  | mit Regis |  |  |  |  | xxxx |
| U1RXREG | 0226 | - | - | - | - | - | - | - |  |  |  |  | ve Regis |  |  |  |  | 0000 |
| U1BRG | 0228 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U2MODE | 0230 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U2RXREG | 0236 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U2BRG | 0238 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U3MODE | 0250 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | AbAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U3STA | 0252 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U3TXREG | 0254 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U3RXREG | 0256 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U3BRG | 0258 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| U4MODE | 02B0 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSELO | STSEL | 0000 |
| U4STA | 02B2 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL1 | URXISELO | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U4TXREG | 02B4 | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  |  | xxxx |
| U4RXREG | 02B6 | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  |  | 0000 |
| U4BRG | 02B8 | Baud Rate Generator Prescaler Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

TABLE 4-11: SPI REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI1STAT | 0240 | SPIEN | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBECO | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF | 0000 |
| SPI1CON1 | 0242 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI1CON2 | 0244 | FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - | - | - | - | - | - | - | SPIFE | SPIBEN | 0000 |
| SPI1BUF | 0248 | Transmit and Receive Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| SPI2STAT | 0260 | SPIEN | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBECO | SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF | 0000 |
| SPI2CON1 | 0262 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 | 0000 |
| SPI2CON2 | 0264 | FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - | - | - | - | - | - | - | SPIFE | SPIBEN | 0000 |
| SPI2BUF | 0268 | Transmit and Receive Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |


| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit $7^{(2)}$ | Bit $6^{(2)}$ | Bit $5^{(2)}$ | Bit $4^{(2)}$ | Bit $3^{(2)}$ | Bit2 ${ }^{(2)}$ | Bit $1^{(2)}$ | Bit $0^{(2)}$ | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISA | 02C0 | TRISA15 | TRISA14 | - | - | - | TRISA10 | TRISA9 | - | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISAO | C6FF |
| PORTA | 02C2 | RA15 | RA14 | - | - | - | RA10 | RA9 | - | RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RAO | xxxx |
| LATA | 02C4 | LATA15 | LATA14 | - | - | - | LATA10 | LATA9 | - | LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATAO | xxxx |
| ODCA | 02C6 | ODA15 | ODA14 | - | - | - | ODA10 | ODA9 | - | ODA7 | ODA6 | ODA5 | ODA4 | ODA3 | ODA2 | ODA1 | ODAO | 0000 |
| Legend: Note 1 2: <br> TABL | - = unim PORTA These bit 4-13: | plemented, nd all associa are also un <br> PORTB | read as '0' iated bits a implemen <br> B REGI | Reset valu unimplem d in 80 -pin <br> TER M | s are show ented in 64 devices, re | n in hexad -pin device ad as ' 0 '. | ecimal. Res $s$ and read | t values as '0'. | own are for | 00-pin | vices. |  |  |  |  |  |  |  |
| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| TRISB | 02C8 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
| PORTB | 02CA | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
| LATB | 02CC | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
| ODCB | 02CE | ODB15 | ODB14 | ODB13 | ODB12 | ODB11 | ODB10 | ODB9 | ODB8 | ODB7 | ODB6 | ODB5 | ODB4 | ODB3 | ODB2 | ODB1 | ODBO | 0000 |

Legend: Reset values are shown in hexadecimal.
TABLE 4-14: PORTC REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit $4^{(1)}$ | Bit ${ }^{(2)}$ | Bit $2^{(1)}$ | Bit $1^{(2)}$ | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISC | 02D0 | TRISC15 | - | - | TRISC12 | - | - | - |  |  | - |  | TRISC4 | TRISC3 | TRISC2 | TRISC1 |  | 901E |
| PORTC | 02D2 | RC15 ${ }^{(3,4)}$ | RC14 ${ }^{(5)}$ | RC13 ${ }^{(5)}$ | RC12 ${ }^{(3)}$ | - | - | - | - | - | - | - | RC4 | RC3 | RC2 | RC1 | - | xxxx |
| LATC | 02D4 | LATC15 | LATC14 | LATC13 | LATC12 | - | - | - | - | - | - | - | LATC4 | LATC3 | LATC2 | LATC1 | - | xxxx |
| ODCC | 02D6 | ODC15 | ODC14 | ODC13 | ODC12 | - | - | - | - | - | - | - | ODC4 | ODC3 | ODC2 | ODC1 | - | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. <br> Note 1: These bits are unimplemented in $64-$ pin and 80 -pin devices, read as ' 0 '. <br> 2: These bits are unimplemented in 64 -pin devices, read as ' 0 '. <br> 3: RC12 and RC15 are only available when the primary oscillator is disabled or when EC mode is selected (POSCMD<1:0> Configuration bits = 11 or 00 ); otherwise read as ' 0 '. <br> 4: RC15 is only available when the POSCMD<1:0> Configuration bits = 11 or 00 and the OSCIOFN Configuration bit $=1$. <br> 5: RC13 and RC14 are input ports only and cannot be used as output ports. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-15: PORTD REGISTER MAP

| File Name | Addr | Bit $15^{(1)}$ | Bit $14^{(1)}$ | Bit $13^{(1)}$ | Bit $12^{(1)}$ | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISD | 02D8 | TRISD15 | TRISD14 | TRISD13 | TRISD12 | TRISD11 | TRISD10 | TRISD9 | TRISD8 | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | FFFF |
| PORTD | 02DA | RD15 | RD14 | RD13 | RD12 | RD11 | RD10 | RD9 | RD8 | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | $x x x x$ |
| LATD | 02DC | LATD15 | LATD14 | LATD13 | LATD12 | LATD11 | LATD10 | LATD9 | LATD8 | LATD7 | LATD6 | LATD5 | LATD4 | LATD3 | LATD2 | LATD1 | LATD0 | xxxx |
| ODCD | 02DE | ODD15 | ODD14 | ODD13 | ODD12 | ODD11 | ODD10 | ODD9 | ODD8 | ODD7 | ODD6 | ODD5 | ODD4 | ODD3 | ODD2 | ODD1 | ODD0 | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Note 1: These bits are unimplemented in $64-$ pin devices, read as ' 0 '. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-16: PORTE REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit $9^{(1)}$ | Bit $\mathbf{8}^{(1)}$ | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISE | 02E0 | - | - | - | - | - | - | TRISE9 | TRISE8 | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 03FF |
| PORTE | 02E2 | - | - | - | - | - | - | RE9 | RE8 | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | xxxx |
| LATE | 02E4 | - | - | - | - | - | - | LATE9 | LATE8 | LATE7 | LATE6 | LATE5 | LATE4 | LATE3 | LATE2 | LATE1 | LATE0 | xxxx |
| ODCE | 02E6 | - | - | - | - | - | - | ODE9 | ODE8 | ODE7 | ODE6 | ODE5 | ODE4 | ODE3 | ODE2 | ODE1 | ODE0 | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. <br> Note 1: These bits are unimplemented in $64-$ pin devices, read as ' 0 '. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-17: PORTF REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit $13^{(1)}$ | Bit $12{ }^{(1)}$ | Bit 11 | Bit 10 | Bit 9 | Bit $8^{(2)}$ | Bit $7^{(2)}$ | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISF | 02E8 | - | - | TRISF13 | TRISF12 | - | - | - | TRISF8 | TRISF7 | TRISF6 | TRISF5 | TRISF4 | TRISF3 | TRISF2 | TRISF1 | TRISF0 | 31FF |
| PORTF | 02EA | - | - | RF13 | RF12 | - | - | - | RF8 | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | xxxx |
| LATF | 02EC | - | - | LATF13 | LATF12 | - | - | - | LATF8 | LATF7 | LATF6 | LATF5 | LATF4 | LATF3 | LATF2 | LATF1 | LATF0 | xxxx |
| ODCF | 02EE | - | - | ODF13 | ODF12 | - | - | - | ODF8 | ODF7 | ODF6 | ODF5 | ODF4 | ODF3 | ODF2 | ODF1 | ODF0 | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Reset values shown are for 100 <br> Note 1: These bits are unimplemented in 64-pin devices, read as ' 0 '. <br> 2: These bits are unimplemented in $64-$ pin and 80 -pin devices, read as ' 0 '. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## TABLE 4-18: PORTG REGISTER MAP

| File Name | Addr | Bit 15 ${ }^{(1)}$ | Bit 14 ${ }^{(1)}$ | Bit 13 ${ }^{(1)}$ | Bit 12 ${ }^{(1)}$ | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit ${ }^{(2)}$ | Bit $0^{(2)}$ | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRISG | 02F0 | TRISG15 | TRISG14 | TRISG13 | TRISG12 | - | - | TRISG9 | TRISG8 | TRISG7 | TRISG6 | - | - | TRISG3 | TRISG2 | TRISG1 | TRISG0 | F3CF |
| PORTG | 02F2 | RG15 | RG14 | RG13 | RG12 | - | - | RG9 | RG8 | RG7 | RG6 | - | - | RG3 | RG2 | RG1 | RG0 | xxxx |
| LATG | 02F4 | LATG15 | LATG14 | LATG13 | LATG12 | - | - | LATG9 | LATG8 | LATG7 | LATG6 | - | - | LATG3 | LATG2 | LATG1 | LATG0 | xxxx |
| ODCG | 02F6 | ODG15 | ODG14 | ODG13 | ODG12 | - | - | ODG9 | ODG8 | ODG7 | ODG6 | - | - | ODG3 | ODG2 | ODG1 | ODGO | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. Reset values shown are for 100 -pin devices. <br> Note 1: These bits are unimplemented in 64 -pin and 80 -pin devices, read as ' 0 '. <br> 2: These bits are unimplemented in $64-$ pin devices, read as ' 0 '. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-19: PAD CONFIGURATION REGISTER MAP (PADCFG1)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Reset } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PADCFG1 | 02FC | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | PMPTTL | 0000 |

TABLE 4-20: A/D REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1BUF0 | 0300 | A/D Data Buffer 0/Threshold for Channel 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF1 | 0302 | A/D Data Buffer 1/Threshold for Channel 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF2 | 0304 | A/D Data Buffer 2/Threshold for Channel 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF3 | 0306 | A/D Data Buffer 3/Threshold for Channel 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF4 | 0308 | A/D Data Buffer 4/Threshold for Channel 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF5 | 030A | A/D Data Buffer 5/Threshold for Channel 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF6 | 030C | A/D Data Buffer 6/Threshold for Channel 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x x x x$ |
| ADC1BUF7 | 030E | A/D Data Buffer 7/Threshold for Channel 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF8 | 0310 | A/D Data Buffer 8/Threshold for Channel 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF9 | 0312 | A/D Data Buffer 9/Threshold for Channel 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF10 | 0314 | A/D Data Buffer 10/Threshold for Channel 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF11 | 0316 | A/D Data Buffer 11/Threshold for Channel 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF12 | 0318 | A/D Data Buffer 12/Threshold for Channel 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF13 | 031A | A/D Data Buffer 13/Threshold for Channel 13/Threshold for Channel 0 in Windowed Compare |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF14 | 031C | A/D Data Buffer 14/Threshold for Channel 14/Threshold for Channel 1 in Windowed Compare |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF15 | 031E | A/D Data Buffer 15/Threshold for Channel 15/Threshold for Channel 2 in Windowed Compare |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF16 | 0320 | A/D Data Buffer 16/Threshold for Channel 16/Threshold for Channel 3 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF17 | 0322 | A/D Data Buffer 17/Threshold for Channel 17/Threshold for Channel 4 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | x $x \times x$ |
| ADC1BUF18 | 0324 | A/D Data Buffer 18/Threshold for Channel 18/Threshold for Channel 5 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF19 | 0326 | A/D Data Buffer 19/Threshold for Channel 19/Threshold for Channel 6 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF20 | 0328 | A/D Data Buffer 20/Threshold for Channel 20/Threshold for Channel 7 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF21 | 032A | A/D Data Buffer 21/Threshold for Channel 21/Threshold for Channel 8 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x x$ |
| ADC1BUF22 | 032C | A/D Data Buffer 22/Threshold for Channel 22/Threshold for Channel 9 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF23 | 032E | A/D Data Buffer 23/Threshold for Channel 23/Threshold for Channel 10 in Windowed Compare ${ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ADC1BUF24 | 0330 | A/D Data Buffer 24/Threshold for Channel 24/Threshold for Channel 11 in Windowed Compare |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| ADC1BUF25 | 0332 | A/D Data Buffer 25/Threshold for Channel 25/Threshold for Channel 12 in Windowed Compare |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $x \times x \times$ |
| AD1CON1 | 0340 | ADON | - | ADSIDL | DMABM | DMAEN | MODE12 | FORM1 | FORM0 | SSRC3 | SSRC2 | SSRC1 | SSRC0 | - | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0342 | PVCFG1 | PVCFG0 | NVCFG0 | OFFCAL | BUFREGEN | CSCNA | - | - | BUFS | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM | ALTS | 0000 |
| AD1CON3 | 0344 | ADRC | EXTSAM | PUMPEN | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 | ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCSO | 0000 |
| AD1CHS | 0348 | CHONB2 | CH0NB1 | CHONBO | CH0SB4 | CH0SB3 | CH0SB2 | CH0SB1 | CH0SB0 | CHONA2 | CHONA1 | CHONAO | CH0SA4 | CH0SA3 | CH0SA2 | CH0SA1 | CHOSAO | 0000 |
| AD1CSSH | 034E | - | CSS30 | CSS29 | CSS28 | CSS27 | CSS26 | CSS25 | CSS24 | CSS23 | CSS22 | CSS21 | CSS20 | CSS19 | CSS18 | CSS17 | CSS16 | 0000 |
| AD1CSSL | 0350 | CSS15 | CSS14 | CSS13 | CSS12 | CSS 11 | CSS10 | CSS9 | CSS8 | CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSS0 | 0000 | Legend: $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

Note 1: These bits are unimplemented in $64-$ pin and 80 -pin devices, read as ' 0 '.
TABLE 4-20: A/D REGISTER MAP (CONTINUED)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD1CON4 | 0352 | - | - | - | - | - | - | - | - | - | - | - | - | - | DMABL2 | DMABL1 | DMABLO | 0000 |
| AD1CON5 | 0354 | ASEN | LPEN | CTMREQ | BGREQ | - | - | ASINT1 | ASINTO | - | - | - | - | WM1 | WM0 | CM1 | CM0 | 0000 |
| AD1CHITH | 0356 | - | - | - | - | - | - | CHH25 ${ }^{(1)}$ | CHH24 ${ }^{(1)}$ | CHH23 ${ }^{(1)}$ | CHH22 ${ }^{(1)}$ | $\mathrm{CHH} 21{ }^{(1)}$ | $\mathrm{CHH} 20^{(1)}$ | $\mathrm{CHH} 19^{(1)}$ | CHH18 ${ }^{(1)}$ | CHH17 ${ }^{(1)}$ | CHH16 ${ }^{(1)}$ | 0000 |
| AD1CHITL | 0358 | CHH15 | CHH14 | CHH13 | CHH12 | CHH11 | CHH10 | CHH9 | CHH8 | CHH7 | CHH6 | CHH5 | CHH4 | CHH3 | CHH2 | CHH1 | CHHO | 0000 |
| AD1CTMENH | 0360 | - | CTMEN30 | CTMEN29 | CTMEN28 | CTMEN27 | CTMEN26 | CTMEN25 | CTMEN24 | CTMEN23 | CTMEN22 | CTMEN21 | CTMEN20 | CTMEN19 | CTMEN18 | CTMEN17 | CTMEN16 | 0000 |
| AD1CTMENL | 0362 | CTMEN15 | CTMEN14 | CTMEN13 | CTMEN12 | CTMEN11 | CTMEN10 | CTMEN9 | CTMEN8 | CTMEN7 | CTMEN6 | CTMEN5 | CTMEN4 | CTMEN3 | CTMEN2 | CTMEN1 | CTMENO | 0000 |
| AD1DMBUF | 0364 | Conversion Data Buffer (Extended Buffer mode) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxx |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal
Note 1: These bits are unimplemented in 64 -pin and 80 -pin devices, read as ' 0 '.
TABLE 4-21: CTMU REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMUCON1 | 035A | CTMUEN | - | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG | - | - | - | - | - | - | - | - | 0000 |
| CTMUCON2 | 035C | EDG1MOD | EDG1POL | EDG1SEL3 | EDG1SEL2 | EDG1SEL1 | EDG1SELO | EDG2STAT | EDG1STAT | EDG2MOD | EDG2POL | EDG2SEL3 | EDG2SEL2 | EDG2SEL1 | EDG2SELO | - | - | 0000 |
| CTMUICON | 035E | ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNG0 | - | - | - | - | - | - | - | - | 0000 |


| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANCFG | 04DE | - | - | - | - | - | - | - | - | - | - | - | - | - | VBG6EN | VBG2EN | VBGEN | 0000 |
| ANSA | 04E0 | - | - | - | - | - | - | - | - | ANSA7 ${ }^{(1)}$ | ANSA6 ${ }^{(1)}$ | - | - | - | - | - | - | 00C0 |
| ANSB | 04E2 | ANSB15 | ANSB14 | ANSB13 | ANSB12 | ANSB11 | ANSB10 | ANSB9 | ANSB8 | ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 | FFFF |
| ANSC | 04E4 | - | - | - | - | - | - | - | - | - | - | - | ANSC4 ${ }^{(1)}$ | - | - | - | - | 0010 |
| ANSD | 04E6 | - | - | - | - | ANSD11 | ANSD10 | - | - | ANSD7 | ANSD6 | - | - | - | - | - | - | 0cc0 |
| ANSE | 04E8 | - | - | - | - | - | - | ANSE9 ${ }^{(2)}$ | - | ANSE7 | ANSE6 | ANSE5 | ANSE4 | - | - | - | - | 02F0 |
| ANSG | 04EC | - | - | - | - | - | - | ANSG9 | ANSG8 | ANSG7 | ANSG6 | - | - | - | - | - | - | 03C0 |
| Legend: $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. <br> Note 1: These bits are unimplemented in 64 -pin and 80 -pin devices, read as ' 0 '. <br> 2: These bits are unimplemented in 64 -pin devices. In 80 -pin devices, this bit needs to be cleared to get digital functionality on RE9. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-23: DMA REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMACON | 0380 | DMAEN | - | - | - | - | - | - | - | - | - | - | - | - | - | - | PRSSEL | 0000 |
| DMABUF | 0382 | DMA Transfer Data Buffer |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMAL | 0384 | DMA High Address Limit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMAH | 0386 | DMA Low Address Limit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACHO | 0388 | - | - | - | - | - | NULLW | Reload | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODEO | TRMODE1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT0 | 038A | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC0 | 038C | DMA Channel 0 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST0 | 038E | DMA Channel 0 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT0 | 0390 | DMA Channel 0 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH1 | 0392 | - | - | - | - | - | NULLW | ReLoad | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT1 | 0394 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC1 | 0396 | DMA Channel 1 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST1 | 0398 | DMA Channel 1 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT1 | 039A | DMA Channel 1 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH2 | 039C | - | - | - | - | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT2 | 039E | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC2 | 03A0 | DMA Channel 2 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST2 | 03A2 | DMA Channel 2 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT2 | 03A4 | DMA Channel 2 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH3 | 03A6 | - | - | - | - | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT3 | 03A8 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC3 | 03AA | DMA Channel 3 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST3 | 03AC | DMA Channel 3 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT3 | 03AE | DMA Channel 3 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH4 | 03B0 | - | - | - | - | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODEO | DAMODE1 | DAMODE0 | TRMODE1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT4 | 03B2 | DBUFWF | - | CHSEL5 | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC4 | 03B4 | DMA Channel 4 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST4 | 03B6 | DMA Channel 4 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT4 | 03B8 | DMA Channel 4 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |
| DMACH5 | 03BA | - | - | - | - | - | NULLW | RELOAD | CHREQ | SAMODE1 | SAMODE 0 | DAMODE1 | DAMODE0 | TRMODE 1 | TRMODEO | BYTE | CHEN | 0000 |
| DMAINT5 | 03BC | DBUFWF | - | - | CHSEL4 | CHSEL3 | CHSEL2 | CHSEL1 | CHSELO | HIGHIF | LOWIF | DONEIF | HALFIF | OVRUNIF | - | - | HALFEN | 0000 |
| DMASRC5 | 03BE | DMA Channel 5 Source Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMADST5 | 03C0 | DMA Channel 5 Destination Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMACNT5 | 03C2 | DMA Channel 5 Transaction Count |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0001 |

TABLE 4-24: LCD REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDREG | 0580 | CPEN |  |  |  |  |  |  |  |  |  | BIAS2 | BIAS1 | BIASO | MODE13 | CKSEL1 | CKSELO | 0000 |
| LCDREF | 582 | LCDIRE |  | DCST2 | LCDCST1 | LCDCSTO | VLCD3PE | VLCD2PE | VLCD1PE | LRLAP1 | LRLAP0 | LRLBP1 | LRLBP0 |  | AT2 | LAT1 | LA | 0000 |
| LCDCON | 0584 | LCDEN |  | SIDL |  |  |  |  |  |  | EN | RR | S1 | CSO | MUX2 | MUX1 | MUX0 | 0000 |
| LCDPS | 0586 |  |  |  |  |  |  |  |  | WFT | SMD | LCDA | WA | LP3 | LP2 | LP1 | LP0 | 0000 |
| AT | 0590 | 15C0 | 4 C 0 | 3 C 0 | 2 CO | S11C0 | OC | S09C0 | 8 C | C | 6 C | S05C0 | 4C | 3 C | 2 C 0 | 01C0 | OOC | 0000 |
| LCDDATA1 | 0592 | S31C0 | S30C0 | 29C0 | S28C0 | S27C0 | 26C0 | S25C0 | S24C0 | 3C0 | S22C0 | S21C0 | 20C0 | S19C0 | S18C0 | 17C0 | S16C0 | 0000 |
| LCDDATA2 | 0594 | S4 | S46C0 ${ }^{(1)}$ | S45C0 ${ }^{(1)}$ | S44C0 ${ }^{(1)}$ | S43C0 ${ }^{(1)}$ | S42C0 ${ }^{(1)}$ | S41C0 ${ }^{(1)}$ | S40C0 ${ }^{(1)}$ | S39C0 ${ }^{(1)}$ | S38C0 ${ }^{(1)}$ | S37C0 ${ }^{(1)}$ | S36C0 ${ }^{(1)}$ | S35C0 ${ }^{(1)}$ | S34C0 ${ }^{(1)}$ | S33C0 ${ }^{(1)}$ | S32C0 ${ }^{(1)}$ | 0000 |
| LCDDATA3 | 0596 | S63C0 ${ }^{(2)}$ | S62C0 ${ }^{(2)}$ | S61C0 ${ }^{(2)}$ | S60C0 ${ }^{(2)}$ | S59C0 ${ }^{(2)}$ | S58C0 ${ }^{(2)}$ | S57C0 ${ }^{(2)}$ | S56C0 ${ }^{(2)}$ | S55C0 ${ }^{(2)}$ | S54C0 ${ }^{(2)}$ | S53C0 ${ }^{(2)}$ | S52C0 ${ }^{(2)}$ | S51C0 ${ }^{(2)}$ | S50C0 ${ }^{(1)}$ | S49C0 ${ }^{(2)}$ | 48C0 | 0000 |
| DA | 598 | 15C1 | S14C1 | 13 C 1 | 2C1 | S11C1 | 10C1 | 09C1 | 08C1 | 07C1 | 06C1 | 05C1 | 04C1 | 03C1 | 02C1 | 01C1 | 500C1 | 0000 |
| LCDDATA5 | 59A | C1 | S30C1 | 29 C 1 | 28C1 | S27C1 | 26C1 | 25C1 | S24C1 | 23C1 | 22C1 | S21C1 | 20C1 | S19C1 | 18C1 | S17C1 | S16C1 | 00 |
| LC | 059C | S47C1 | S46C1 ${ }^{(1)}$ | S45C1 ${ }^{(1)}$ | S44C1 ${ }^{(1)}$ | S43C1 ${ }^{(1)}$ | S42C1 ${ }^{(1)}$ | S41C1 ${ }^{(1)}$ | S40C1 ${ }^{(1)}$ | S39C1 ${ }^{(1)}$ | S38C1 ${ }^{(1)}$ | S37C1 ${ }^{(1)}$ | S36C1 ${ }^{(1)}$ | S35C1 ${ }^{(1)}$ | S34C1 ${ }^{(1)}$ | S33C1 ${ }^{(1)}$ | S32C1 ${ }^{(1)}$ | 000 |
| LCDDATAT | 059E | S63C1 ${ }^{(2)}$ | S62C1 ${ }^{(2)}$ | S61C1 ${ }^{(2)}$ | $\mathrm{S60C1} 1^{(2)}$ | S59C1 ${ }^{(2)}$ | S58C1 ${ }^{(2)}$ | S57C1 ${ }^{(2)}$ | S56C1 ${ }^{(2)}$ | S55C1 ${ }^{(2)}$ | S54C1 ${ }^{(2)}$ | S53C1 ${ }^{(2)}$ | S52C1 ${ }^{(2)}$ | S51C1 ${ }^{(2)}$ | S50C1 ${ }^{(1)}$ | S49C1 ${ }^{(2)}$ | S48C1 | 0000 |
| LCDDATA8 | 5 A 0 | 15C2 | S14C2 | 13 C 2 | 12C2 | 11C2 | 10C2 | 09C2 | 08C2 | 7C2 | 06C2 | 05C2 | 04C2 | S03C2 | 02C2 | 01C2 | S00C2 | 00 |
| LCDDATA9 | 5 A 2 | C2 | S30C2 | 29C2 | 28C2 | S27C2 | 26C2 | 25C2 | S24C2 | 23C2 | S22C2 | S21C2 | 20C2 | S19C2 | S18C2 | S17C2 | S16C2 | 0000 |
| LCDDATA10 | 5 A | S47C2 | S46C2 ${ }^{(1)}$ | S45C2 ${ }^{(1)}$ | S44C2 ${ }^{(1)}$ | S43C2 ${ }^{(1)}$ | S42C2 ${ }^{(1)}$ | S41C2 ${ }^{(1)}$ | S40C2 ${ }^{(1)}$ | S39C2 ${ }^{(1)}$ | S38C2 ${ }^{(1)}$ | S37C2 ${ }^{(1)}$ | S36C2 ${ }^{(1)}$ | S35C2 ${ }^{(1)}$ | S34C2 ${ }^{(1)}$ | S33C2 ${ }^{(1)}$ | S32C2 ${ }^{(1)}$ | 000 |
| LCDDATA11 | 05A6 | S63C2 ${ }^{(2)}$ | S62C2 ${ }^{(2)}$ | S61C2 ${ }^{(2)}$ | S60C2 ${ }^{(2)}$ | S59C2 ${ }^{(2)}$ | S58C2 ${ }^{(2)}$ | S57C2 ${ }^{(2)}$ | S56C2 ${ }^{(2)}$ | S55C2 ${ }^{(2)}$ | S54C2 ${ }^{(2)}$ | S53C2 ${ }^{(2)}$ | S52C2 ${ }^{(2)}$ | S51C2 ${ }^{(2)}$ | S50C2 ${ }^{(1)}$ | S49C2 ${ }^{(2)}$ | S48C2 | 0000 |
| LCDDATA12 | A8 | 15 C 3 | S14C3 | 3 C 3 | 12 C 3 | 11 C 3 | 10 C 3 | S09C3 | 08C3 | 07C3 | S06C3 | 05C3 | 04C3 | S03C3 | 02C3 | 01C3 | S00C3 | 00 |
| LCDDATA13 | 5AA | S31C3 | S30C | 9 C | S28C3 | S27C3 | S26C3 | S25C3 | 24C3 | S23C3 | S22C3 | S21C3 | S20C3 | S19C3 | S18C3 | S17C3 | S16C3 | 000 |
| LCDDA | 05AC | S47C3 | S46C3 ${ }^{(1)}$ | S45C3 ${ }^{(1)}$ | S44C3 ${ }^{(1)}$ | S43C3 ${ }^{(1)}$ | S42C3 ${ }^{(1)}$ | S41C3 ${ }^{(1)}$ | S40C3 ${ }^{(1)}$ | S39C3 ${ }^{(1)}$ | S38C3 ${ }^{(1)}$ | S37C3 ${ }^{(1)}$ | S36C3 ${ }^{(1)}$ | S35C3 ${ }^{(1)}$ | S34C3 ${ }^{(1)}$ | S33C3 ${ }^{(1)}$ | S32C3 ${ }^{(1)}$ | 0000 |
| LCDDATA15 | 05AE | S63C3 ${ }^{(2)}$ | S62C3 ${ }^{(2)}$ | S61C3 ${ }^{(2)}$ | S60C3 ${ }^{(2)}$ | S59C3 ${ }^{(2)}$ | S58C3 ${ }^{(2)}$ | S57C3 ${ }^{(2)}$ | S56C3 ${ }^{(2)}$ | S55C3 ${ }^{(2)}$ | S54C3 ${ }^{(2)}$ | S53C3 ${ }^{(2)}$ | S52C3 ${ }^{(2)}$ | S51C3 ${ }^{(2)}$ | S50C3 ${ }^{(1)}$ | S49C3 ${ }^{(2)}$ | S48C3 | 0000 |
| LCDSE3 | 58E | SE63 ${ }^{(2)}$ | SE62 ${ }^{(2)}$ | SE611 ${ }^{(2)}$ | SE60 ${ }^{(2)}$ | SE59 ${ }^{(2)}$ | SE58 ${ }^{(2)}$ | SE57(2) | SE56 ${ }^{(2)}$ | SE55 ${ }^{(2)}$ | SE544) | SE53 ${ }^{(2)}$ | SE52 ${ }^{(2)}$ | SE51(2) | SE50 ${ }^{(1)}$ | SE49 ${ }^{(2)}$ | SE48 | 0000 |
| LCDSE2 | 058 C | SE47 | SE46 ${ }^{(1)}$ | SE45 | SE44 ${ }^{(1)}$ | SE43 | SE42 | SE41 | SE40 ${ }^{(1)}$ | SE39 | SE38 | SE37 | SE36 | SE35 | SE34 | SE33 ${ }^{(1)}$ | SE32 ${ }^{(1)}$ | 0000 |
| LCDSE1 | 8A | E31 | E30 | E29 | 28 | E27 | E26 | E25 | E24 | E23 | E22 | E21 | SE20 | SE019 | SE18 | SE17 | E16 | 0000 |
| LCDSE0 | 588 | SE15 | 14 | 13 | 12 | E11 | E10 | E09 | E08 | E07 | S06 | SE05 | SE04 | SE03 | SE02 | SE01 | SE00 | 0000 |
| LCDDATA16 | SB | S15C4 | S1 | S13C4 | S12C4 | S11C4 | S10C4 | S09C4 | S08C4 | S07C4 | S06C | 05C | 504C4 | 03 | 02C4 | 01C | S00C | 0000 |
| LCDDATA17 | B2 | S31C4 | S30C4 | S29C4 | S28C4 | S27C4 | S26C4 | S25C4 | S24C4 | S23C4 | S22C4 | S21C4 | S20C4 | S19C4 | S18C4 | S17C4 | S16C4 | 0000 |
| LCDDATA18 | 05B | S47C4 | S46C4 ${ }^{(1)}$ | S45C4 ${ }^{(1)}$ | S44C4 ${ }^{(1)}$ | S43C4 ${ }^{(1)}$ | S42C4 ${ }^{(1)}$ | S41C4 ${ }^{(1)}$ | S40C4 ${ }^{(1)}$ | S39C4 ${ }^{(1)}$ | S38C4 ${ }^{(1)}$ | S37C4 ${ }^{(1)}$ | S36C4 ${ }^{(1)}$ | S35C4 ${ }^{(1)}$ | S34C4 ${ }^{(1)}$ | S33C4 ${ }^{(1)}$ | S32C4 ${ }^{(1)}$ | 0000 |
| LCDDATA19 | 05B6 | S63C4 ${ }^{(2)}$ | S62C4 ${ }^{(2)}$ | S61C4 ${ }^{(2)}$ | S60C4 ${ }^{(2)}$ | S59C4 ${ }^{(2)}$ | S58C4 ${ }^{(2)}$ | S57C4 ${ }^{(2)}$ | S56C4 ${ }^{(2)}$ | S55C4 ${ }^{(2)}$ | S54C4 ${ }^{(2)}$ | S53C4 ${ }^{(2)}$ | S52C4 ${ }^{(2)}$ | S51C4 ${ }^{(2)}$ | S50C4 ${ }^{(1)}$ | S49C4 ${ }^{(2)}$ | S48C4 | 0000 |
| LCDDATA20 | 588 | S15C5 | S14C5 | S13C5 | S12C5 | S11C5 | S10C5 | S09C5 | S08C5 | 07C5 | S06C5 | S05C5 | 04C5 | S03C5 | S02C5 | 01C5 | S00C5 | 0000 |
| LCDDATA21 | 05BA | S31C5 | S30C5 | S29C5 | S28C5 | S27C5 | S26C5 | S25C5 | S24C5 | S23C5 | S22C5 | S21C5 | S20C5 | S19C5 | S18C5 | S17C5 | S16C5 | 000 |
| LCDDATA22 | 05BC | S47C5 | S46C5 ${ }^{(1)}$ | S45C5 ${ }^{(1)}$ | S44C5 ${ }^{(1)}$ | S43C5 ${ }^{(1)}$ | S42C5 ${ }^{(1)}$ | S41C5 ${ }^{(1)}$ | S40C5 ${ }^{(1)}$ | S39C5 ${ }^{(1)}$ | S38C5 ${ }^{(1)}$ | S37C5 ${ }^{(1)}$ | S36C5 ${ }^{(1)}$ | S35C5 ${ }^{(1)}$ | S34C5 ${ }^{(1)}$ | S33C5 ${ }^{(1)}$ | S32C5 ${ }^{(1)}$ | 0000 |
| LCDDATA23 | 05BE | S63C5 ${ }^{(2)}$ | S62C5 ${ }^{(2)}$ | S61C5 ${ }^{(2)}$ | S60C5 ${ }^{(2)}$ | S59C5 ${ }^{(2)}$ | S58C5 ${ }^{(2)}$ | S57C5 ${ }^{(2)}$ | S56C5 ${ }^{(2)}$ | S55C5 ${ }^{(2)}$ | S54C5 ${ }^{(2)}$ | S53C5 ${ }^{(2)}$ | S52C5 ${ }^{(2)}$ | S51C5 ${ }^{(2)}$ | S50C5 ${ }^{(1)}$ | S49C5 ${ }^{(2)}$ | S48C5 | 000 | Legend: $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

[^2]TABLE 4-24: LCD REGISTER MAP (CONTINUED)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDDATA24 | 05C0 | S15C6 | S14C6 | S13C6 | S12C6 | S11C6 | S10C6 | S09C6 | S08C6 | S07C6 | S06C6 | S05C6 | S04C6 | S03C6 | S02C6 | S01C6 | S00C6 | 0000 |
| LCDDATA25 | 05C2 | S31C6 | S30C6 | S29C6 | S28C6 | S27C6 | S26C6 | S25C6 | S24C6 | S23C6 | S22C6 | S21C6 | S20C6 | S19C6 | S18C6 | S17C6 | S16C6 | 0000 |
| LCDDATA26 | 05C4 | S47C6 | S46C6 ${ }^{(1)}$ | S45C6 ${ }^{(1)}$ | S44C6 ${ }^{(1)}$ | S43C6 ${ }^{(1)}$ | S42C6 ${ }^{(1)}$ | S41C6 ${ }^{(1)}$ | S40C6 ${ }^{(1)}$ | S39C6 ${ }^{(1)}$ | S38C6 ${ }^{(1)}$ | S37C6 ${ }^{(1)}$ | S36C6 ${ }^{(1)}$ | S35C6 ${ }^{(1)}$ | S34C6 ${ }^{(1)}$ | S33C6 ${ }^{(1)}$ | S32C6 ${ }^{(1)}$ | 0000 |
| LCDDATA27 | 05C6 | S63C6 ${ }^{(2)}$ | S62C6 ${ }^{(2)}$ | S61C6 ${ }^{(2)}$ | S60C6 ${ }^{(2)}$ | S59C6 ${ }^{(2)}$ | S58C6 ${ }^{(2)}$ | S57C6 ${ }^{(2)}$ | S56C6 ${ }^{(2)}$ | S55C6 ${ }^{(2)}$ | S54C6 ${ }^{(2)}$ | S53C6 ${ }^{(2)}$ | S52C6 ${ }^{(2)}$ | S51C6 ${ }^{(2)}$ | S50C6 ${ }^{(1)}$ | S49C6 ${ }^{(2)}$ | S48C6 | 0000 |
| LCDDATA28 | 05C8 | S15C7 | S14C7 | S13C7 | S12C7 | S11C7 | S10C7 | S09C7 | S08C7 | S07C7 | S06C7 | S05C7 | S04C7 | S03C7 | S02C7 | S01C7 | S00C7 | 0000 |
| LCDDATA29 | 05CA | S31C7 | S30C7 | S29C7 | S28C7 | S27C7 | S26C7 | S25C7 | S24C7 | S23C7 | S22C7 | S21C7 | S20C7 | S19C7 | S18C7 | S17C7 | S16C7 | 0000 |
| LCDDATA30 | 05CC | S47C7 | S46C7 ${ }^{(1)}$ | S45C7 ${ }^{(1)}$ | S44C7 ${ }^{(1)}$ | S43C7 ${ }^{(1)}$ | S42C7 ${ }^{(1)}$ | S41C7 ${ }^{(1)}$ | S40C7 ${ }^{(1)}$ | S39C7 ${ }^{(1)}$ | S38C7 ${ }^{(1)}$ | S37C7 ${ }^{(1)}$ | S36C7 ${ }^{(1)}$ | S35C7 ${ }^{(1)}$ | S34C7 ${ }^{(1)}$ | S33C7 ${ }^{(1)}$ | S32C7 ${ }^{(1)}$ | 0000 |
| LCDDATA31 | 05CE | S63C7 ${ }^{(2)}$ | S62C7 ${ }^{(2)}$ | S61C7 ${ }^{(2)}$ | S60C7 ${ }^{(2)}$ | S59C7 ${ }^{(2)}$ | S58C7 ${ }^{(2)}$ | S57C7 ${ }^{(2)}$ | S56C7 ${ }^{(2)}$ | S55C7 ${ }^{(2)}$ | S54C7 ${ }^{(2)}$ | S53C7 ${ }^{(2)}$ | S52C7 ${ }^{(2)}$ | S51C7 ${ }^{(2)}$ | S50C7 ${ }^{(1)}$ | S49C7 ${ }^{(2)}$ | S48C7 | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in h <br> Note 1: These bits are unimplemented in 64 -pin devices, read as ' 0 '. <br> 2: These bits are unimplemented in 64-pin and 80 -pin devices, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

2. These bits are unimplemented in 64-pin and 80-pin devices, devices, read as ' 0 '
TABLE 4-25: PARALLEL MASTERISLAVE PORT REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMCON1 | 0600 | PMPEN | - | PSIDL | ADRMUX1 | ADRMUX0 | - | MODE1 | MODEO | CSF1 | CSFO | ALP | ALMODE | - | BUSKEEP | IRQM1 | IRQMO | 0000 |
| PMCON2 | 0602 | BUSY | - | ERROR | TIMEOUT | - | - | - | - | RADDR23 | RADDR22 | RADDR21 | RADDR20 | RADDR19 | RADDR18 | RADDR17 | RADDR16 | 0000 |
| PMCON3 | 0604 | PTWREN | PTRDEN | PTBE1EN | PTBEOEN | - | AWAITM1 | AWAITM0 | AWAITE | - | PTEN22 | PTEN21 | PTEN20 | PTEN19 | PTEN18 | PTEN17 | PTEN16 | 0000 |
| PMCON4 | 0606 | PTEN15 | PTEN14 | PTEN13 | PTEN12 | PTEN11 | PTEN10 | PTEN9 | PTEN8 | PTEN7 | PTEN6 | PTEN5 | PTEN4 | PTEN3 | PTEN2 | PTEN1 | PTENO | 0000 |
| PMCS1CF | 0608 | CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM | ACKP | PTSZ1 | PTSZ0 | - | - | - | - | - | 0000 |
| PMCS1BS | 060A | BASE23 | BASE22 | BASE21 | BASE20 | BASE19 | BASE18 | BASE17 | BASE16 | BASE15 | - | - | - | BASE11 | - | - | - | 0200 |
| PMCS1MD | 060C | ACKM1 | ACKMO | AMWAIT2 | AMWAIT1 | AMWAITO | - | - | - | DWAITB1 | DWAITB0 | DWAITM3 | DWAITM2 | DWAITM1 | DWAITM0 | DWAITE1 | DWAITEO | 0000 |
| PMCS2CF | 060E | CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM | ACKP | PTSZ1 | PTSZO | - | - | - | - | - | 0000 |
| PMCS2BS | 0610 | BASE23 | BASE22 | BASE21 | BASE20 | BASE19 | BASE18 | BASE17 | BASE16 | BASE15 | - | - | - | BASE11 | - | - | - | 0600 |
| PMCS2MD | 0612 | ACKM1 | ACKMO | AMWAIT2 | AMWAIT1 | AMWAITO | - | - | - | DWAITB1 | DWAITB0 | DWAITM3 | DWAITM2 | DWAITM1 | DWAITM0 | DWAITE1 | DWAITEO | 0000 |
| PMDOUT1 | 0614 | Data Out Register 1<15:8> |  |  |  |  |  |  |  | Data Out Register 1<7:0> |  |  |  |  |  |  |  | xxxx |
| PMDOUT2 | 0616 | Data Out Register 2<15:8> |  |  |  |  |  |  |  | Data Out Register 2<7:0> |  |  |  |  |  |  |  | xxxx |
| PMDIN1 | 0618 | Data In Register 1<15:8> |  |  |  |  |  |  |  | Data In Register 1<7:0> |  |  |  |  |  |  |  | $x \times x x$ |
| PMDIN2 | 061A | Data In Register 2<15:8> |  |  |  |  |  |  |  | Data In Register 2<7:0> |  |  |  |  |  |  |  | xxxx |
| PMSTAT | 061C | IBF | IBOV | - | - | IB3F | IB2F | IB1F | IBOF | OBE | OBUF | - | - | OB3E | OB2E | OB1E | OBOE | 008F |

TABLE 4-26: REAL-TIME CLOCK AND CALENDAR (RTCC) REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALRMVAL | 0620 | Alarm Value Register Window Based on ALRMPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| ALCFGRPT | 0622 | ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASKO | ALRMPTR1 | ALRMPTRO | ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPTO | 0000 |
| RTCVAL | 0624 | RTCC Value Register Window Based on RTCPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| RCFGCAL | 0626 | RTCEN | - | RTCWREN | RTCSYNC | HALFSEC | RTCOE | RTCPTR1 | RTCPTR0 | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CALO | Note 1 |
| RTCPWC | 0628 | PWCEN | PWCPOL | PWCPRE | PWSPRE | RTCLK1 | RTCLK0 | RTCOUT1 | RTCOUT0 | - | - | - | - | - | - | - | - | Note 1 |
| Legend: $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. <br> Note 1: The status of the RCFGCAL and RTCPWR registers on POR is ' 0000 ', and on other Resets, it is unchanged. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MDCON | 062A | MDEN | - | MDSIDL | - | - | - | - | - | - | MDOE | MDSLR | MDOPOL | - | - | - | MDBIT | 0020 |
| MDSRC | 062C | - | - | - | - | - | - | - | - | SODIS | - | - | - | MS3 | MS2 | MS1 | MSO | 000x |
| MDCAR | 062E | CHODIS | CHPOL | CHSYNC | - | CH3 | CH2 | CH1 | CHO | CLODIS | CLPOL | CLSYNC | - | CL3 | CL2 | CL1 | CLO | 0000 |

TABLE 4-28: COMPARATORS REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { All }}{\text { Alcot }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMSTAT | 0630 | CMIDL | - | - | - |  | C3EVT | C2EVT | C1EVT | - | - | - | - | - | C3OUT | C2OUT | C10UT | 0000 |
| CVRCON | 0632 | - | - | - | - | - | CVREFP | CVREFM1 | CVREFM0 | CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 | 0000 |
| CM1CON | 0634 | CON | COE | CPOL | - | - | - | CEVT | cout | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |
| CM2CON | 0636 | CON | COE | CPOL | - | - | - | CEVT | COUT | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |
| CM3CON | 0638 | CON | COE | CPOL | - | - | - | CEVT | cout | EVPOL1 | EVPOLO | - | CREF | - | - | CCH1 | CCHO | 0000 |

TABLE 4-29:

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCCON1 | 0640 | CRCEN | - | CSIDL | WWORD4 | VWORD3 | VWORD2 | VWORD1 | VWORDO | CRCFUL | CRCMPT | CRCISEL | CRCGO | LENDIAN | - | - | - | 0040 |
| CRCCON2 | 0642 | - | - | - | DWIDTH4 | DWIDTH3 | DWIDTH2 | DWIDTH1 | DWIDTHO | - | - | - | PLEN4 | PLEN3 | PLEN2 | PLEN1 | PLENO | 0000 |
| CRCXORL | 0644 | X15 | X14 | X13 | X12 | X11 | X10 | X9 | X8 | X7 | X6 | X5 | X4 | X3 | X2 | X1 | - | 0000 |
| CRCXORH | 0646 | X31 | X30 | X29 | X28 | X27 | X26 | X25 | X24 | X23 | X22 | X21 | X20 | X19 | X18 | X17 | X16 | 0000 |
| CRCDATL | 0648 | CRC Data Input Register Low |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| CRCDATH | 064A | CRC Data Input Register High |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| CRCWDATL | 064C | CRC Result Register Low |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| CRCWDATH | 064E | CRC Result Register High |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

TABLE 4-30: PERIPHERAL PIN SELECT REGISTER MAP (CONTINUED)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RPORO | 06C0 | - | - | RP1R5 | RP1R4 | RP1R3 | RP1R2 | RP1R1 | RP1R0 | - | - | RPOR5 | RPOR4 | RPOR3 | RPOR2 | RPOR1 | RPORO | 0000 |
| RPOR1 | 06C2 | - | - | RP3R5 | RP3R4 | RP3R3 | RP3R2 | RP3R1 | RP3R0 | - | - | RP2R5 | RP2R4 | RP2R3 | RP2R2 | RP2R1 | RP2R0 | 0000 |
| RPOR2 | 06C4 | - | - | RP5R5 ${ }^{(1)}$ | RP5R4 ${ }^{(1)}$ | RP5R3 ${ }^{(1)}$ | RP5R2 ${ }^{(1)}$ | RP5R1 ${ }^{(1)}$ | RP5R0 ${ }^{(1)}$ | - | - | RP4R5 | RP4R4 | RP4R3 | RP4R2 | RP4R1 | RP4R0 | 0000 |
| RPOR3 | 06C6 | - | - | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 | - | - | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 | 0000 |
| RPOR4 | 06C8 | - | - | RP9R5 | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 | - | - | RP8R5 | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 | 0000 |
| RPOR5 | 06CA | - | - | RP11R5 | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 | - | - | RP10R5 | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 | 0000 |
| RPOR6 | 06CC | - | - | RP13R5 | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 | - | - | RP12R5 | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 | 0000 |
| RPOR7 | 06CE | - | - | RP15R55 ${ }^{(1)}$ | RP15R4 ${ }^{(1)}$ | RP15R3 ${ }^{(1)}$ | RP15R2 ${ }^{(1)}$ | RP15R1 ${ }^{(1)}$ | RP15R0 ${ }^{(1)}$ | - | - | RP14R5 | RP14R4 | RP14R3 | RP14R2 | RP14R1 | RP14R0 | 0000 |
| RPOR8 | 06D0 | - | - | RP17R5 | RP17R4 | RP17R3 | RP17R2 | RP17R1 | RP17R0 | - | - | RP16R5 | RP16R4 | RP16R3 | RP16R2 | RP16R1 | RP16R0 | 0000 |
| RPOR9 | 06D2 | - | - | RP19R5 | RP19R4 | RP19R3 | RP19R2 | RP19R1 | RP19R0 | - | - | RP18R5 | RP18R4 | RP18R3 | RP18R2 | RP18R1 | RP18R0 | 0000 |
| RPOR10 | 06D4 | - | - | RP21R5 | RP21R4 | RP21R3 | RP21R2 | RP21R1 | RP21R0 | - | - | RP20R5 | RP20R4 | RP20R3 | RP20R2 | RP20R1 | RP20R0 | 0000 |
| RPOR11 | 06D6 | - | - | RP23R5 | RP23R4 | RP23R3 | RP23R2 | RP23R1 | RP23R0 | - | - | RP22R5 | RP22R4 | RP22R3 | RP22R2 | RP22R1 | RP22R0 | 0000 |
| RPOR12 | 06D8 | - | - | RP25R5 | RP25R4 | RP25R3 | RP25R2 | RP25R1 | RP25R0 | - | - | RP24R5 | RP24R4 | RP24R3 | RP24R2 | RP24R1 | RP24R0 | 0000 |
| RPOR13 | 06DA | - | - | RP27R5 | RP27R4 | RP27R3 | RP27R2 | RP27R1 | RP27R0 | - | - | RP26R5 | RP26R4 | RP26R3 | RP26R2 | RP26R1 | RP26R0 | 0000 |
| RPOR14 | 06DC | - | - | RP29R5 | RP29R4 | RP29R3 | RP29R2 | RP29R1 | RP29R0 | - | - | RP28R5 | RP28R4 | RP28R3 | RP28R2 | RP28R1 | RP28R0 | 0000 |
| RPOR15 | 06DE | - | - | RP31R5 ${ }^{(2)}$ | RP31R4 ${ }^{(2)}$ | RP31R3 ${ }^{(2)}$ | RP31R2 ${ }^{(2)}$ | RP31R1 ${ }^{(2)}$ | RP31R00 ${ }^{(2)}$ | - | - | RP30R5 | RP30R4 | RP30R3 | RP30R2 | RP30R1 | RP30R0 | 0000 |

[^3]TABLE 4-31: SYSTEM CONTROL (CLOCK AND RESET) REGISTER MAP
TABLE 4-32: DEEP SLEEP REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSCON | 0758 | DSEN | - | - | - | - | - | - | - | - | - | - | - | - | r | DSBOR | RELEASE | 0000 ${ }^{(1)}$ |
| DSWAKE | 075A | - | - | - | - | - | - | - | DSINTO | DSFLT | - | - | DSWDT | DSRTCC | DSMCLR | - | - | 0000 ${ }^{(1)}$ |
| DSGPR0 | 075C | Deep Sleep Semaphore Data 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 ${ }^{(1)}$ |
| DSGPR1 | 075E | Deep Sleep Semaphore Data 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 ${ }^{(1)}$ |


| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NVMCON | 0760 | WR | WREN | WRERR | - | - | - | - | - | - | ERASE | - | - | NVMOP3 | NVMOP2 | NVMOP1 | NVMOP0 | 0000 ${ }^{(1)}$ |
| NVMKEY | 0766 | - | - | - | - | - | - | - | - | NVMKEY Register<7:0> |  |  |  |  |  |  |  | 0000 |
| Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. <br> Note 1: The Reset value shown is for POR only. The value on other Reset states is dependent on the state of memory write or erase operations at the time of Rese |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

TABLE 4-34: PMD REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c\|} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PMD1 | 0770 | T5MD | T4MD | T3MD | T2MD | T1MD | - | - | - | 12C1MD | U2MD | U1MD | SPI2MD | SPI1MD | - | - | ADC1MD | 0000 |
| PMD2 | 0772 | - | IC7MD | IC6MD | IC5MD | IC4MD | IC3MD | IC2MD | IC1MD | - | OC7MD | OC6MD | OC5MD | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
| PMD3 | 0774 | - | - | - | - | DSMmD | CMPMD | RTCCMD | PMPMD | CRCMD | - | - | - | U3MD | - | 12C2MD | - | 0000 |
| PMD4 | 0776 | - | - | - | - | - | - | - | - | - | UPWMMD | U4MD | - | REFOMD | CTMUMD | LVDMD | - | 0000 |
| PMD6 | 077A | - | - | - | - | - | - | - | - | - | LCDMD | - | - | - | - | - | SPI3MD | 0000 |
| PMD7 | 077C | - | - | - | - | - | - | - | - | - | - | DMA1MD | DMAOMD | - | - | - | - | 0000 |

### 4.2.5 EXTENDED DATA SPACE (EDS)

The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space, and any external memory through EPMP.

In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV), and is discussed in detail in Section 4.3.3 "Reading Data from Program Memory Using EDS".
Figure 4-4 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to size of the EDS window ( 32 Kbytes). A particular EDS page is selected through the Data Space Read register (DSRPAG) or Data Space Write register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA).

The data addressing range of PIC24FJ128GA310 family devices depends on the version of the Enhanced Parallel Master Port implemented on a particular device; this is in turn a function of device pin count. Table 4-35 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to the "PIC24F Family Reference Manual", Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730).

TABLE 4-35: TOTAL ACCESSIBLE DATA MEMORY

| Family | Internal <br> RAM | External RAM <br> Access Using <br> EPMP |
| :--- | :---: | :--- |
| PIC24FJXXXGA310 | 8 K | Up to 16 MB |
| PIC24FJXXXGA308 | 8 K | Up to 64K |
| PIC24FJXXXGA306 | 8 K | Up to 64 K |

Note: Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations 0800h to 7FFFh in the lower data space).

## FIGURE 4-4: EXTENDED DATA SPACE



## PIC24FJ128GA310 FAMILY

### 4.2.5.1 Data Read from EDS

In order to read the data from the EDS space, first, an Address Pointer is set up by loading the required EDS page number into the DSRPAG register and assigning the offset address to one of the W registers. Once the above assignment is done, the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address; then, the contents of the pointed EDS location can be read.
Figure 4-5 illustrates how the EDS space address is generated for read operations.
When the Most Significant bit (MSBs) of EA is ' 1 ' and DSRPAG<9> $=0$, the lower 9 bits of DSRPAG are concatenated to the lower 15 bits of EA to form a 24-bit EDS space address for read operations.

Example 4-1 shows how to read a byte, word and double-word from EDS.

Note: All read operations from EDS space have an overhead of one instruction cycle. Therefore, a minimum of two instruction cycles is required to complete an EDS read. EDS reads under the REPEAT instruction; the first two accesses take three cycles and the subsequent accesses take one cycle.

FIGURE 4-5: EDS ADDRESS GENERATION FOR READ OPERATIONS


## EXAMPLE 4-1: EDS READ CODE IN ASSEMBLY

```
; Set the EDS page from where the data to be read
    mov \#0x0002 , w0
    mov \(w 0\), DSRPAG ;page 2 is selected for read
    mov \#0x0800, w1 ;select the location (0x800) to be read
    bset \(\quad\) w1 , \#15 ; set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
    mov.b [w1++], w2 ; read Low byte
    mov.b [w1++] , w3 ;read High byte
;Read a word from the selected location
    mov [W1] , w2 ;
;Read Double - word from the selected location
    mov.d [w1] , w2 ;two word read, stored in w2 and w3
```


### 4.2.5.2 Data Write into EDS

In order to write data to EDS space, such as in EDS reads, an Address Pointer is set up by loading the required EDS page number into the DSWPAG register, and assigning the offset address to one of the W registers. Once the above assignment is done, then the EDS window is enabled by setting bit 15 of the working register, assigned with the offset address, and the accessed location can be written.
Figure 4-2 illustrates how the EDS space address is generated for write operations.
When the MSBs of EA are ' 1 ', the lower 9 bits of DSWPAG are concatenated to the lower 15 bits of EA to form a 24 -bit EDS address for write operations. Example 4-2 shows how to write a byte, word and double-word to EDS.
The Page registers (DSRPAG/DSWPAG) do not update automatically while crossing a page boundary, when the rollover happens from 0xFFFF to $0 \times 8000$.

While developing code in assembly, care must be taken to update the page registers when an Address Pointer crosses the page boundary. The ' C ' compiler keeps track of the addressing, and increments or decrements the Page registers accordingly while accessing contiguous data memory locations.

Note 1: All write operations to EDS are executed in a single cycle.
2: Use of Read/Modify/Write operation on any EDS location under a REPEAT instruction is not supported. For example, BCLR, BSW, BTG, RLC f, RLNC f, RRC f, RRNC f, ADD f, SUB f, SUBR $f$, AND $f$, IOR $f$, XOR $f$, ASR f, ASL f.
3: Use the DSRPAG register while performing Read/Modify/Write operations.

FIGURE 4-6: EDS ADDRESS GENERATION FOR WRITE OPERATIONS


## EXAMPLE 4-2: EDS WRITE CODE IN ASSEMBLY

```
; Set the EDS page where the data to be written
    mov #0x0002 , w0
    mov w0 , DSWPAG ;page 2 is selected for write
    mov #0x0800 , w1 ; select the location (0x800) to be written
    bset w1 , #15 ; set the MSB of the base address, enable EDS mode
;Write a byte to the selected location
    mov #0x00A5 , w2
    mov #0x003C , w3
    mov.b w2 , [w1++] ;write Low byte
    mov.b w3 , [w1++] ;write High byte
;Write a word to the selected location
    mov #0x1234 , w2 ;
    mov w2 , [w1] ;
;Write a Double - word to the selected location
    mov #0x1122 , w2
    mov #0x4455 , w3
    mov.d w2 , [w1] ;2 EDS writes
```


## PIC24FJ128GA310 FAMILY

TABLE 4-36: EDS MEMORY ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

| DSRPAG <br> (Data Space Read Register) | DSWPAG <br> (Data Space Write Register) | Source/Destination Address while Indirect Addressing | 24-Bit EA <br> Pointing to EDS | Comment |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{x}^{(1)}$ | $\mathrm{x}^{(1)}$ | 0000h to 1FFFh | 000000h to 001FFFh | Near data space ${ }^{(2)}$ |
|  |  | 2000h to 7FFFh | $\begin{aligned} & \text { 002000h to } \\ & \text { 007FFFh } \end{aligned}$ |  |
| 001h | 001h | 8000h to FFFFh | 008000h to 00FFFEh | EPMP memory space |
| 002h | 002h |  | 010000h to 017FFEh |  |
| 003h | 003h |  | $\begin{aligned} & \text { 018000h to } \\ & \text { 0187FEh } \\ & \text { • } \\ & \text { • } \\ & \text { • } \\ & \text { • } \\ & \text { FF8000h to } \\ & \text { FFFFFFEh } \end{aligned}$ |  |
| 000h | 000h |  | Invalid Address | Address error trap ${ }^{(3)}$ |

Note 1: If the source/destination address is below 8000h, the DSRPAG and DSWPAG registers are not considered.
2: This data space can also be accessed by Direct Addressing.
3: When the source/destination address is above 8000h and DSRPAG/DSWPAG are ' 0 ', an address error trap will occur.

### 4.2.6 SOFTWARE STACK

Apart from its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer (SSP). The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note: A PC push during exception processing will concatenate the SRL register to the MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to ' 0 ' as all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for
example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.
Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the SFR space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-7: CALL STACK FRAME


### 4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24 -bit wide program space and 16 -bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.
Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)
Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.


### 4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23 -bit or 24 -bit program address from 16-bit data registers. The solution depends on the interface method to be used.
For table operations, the 8 -bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16 -bit EA to arrive at a full 24 -bit program space address. In this format, the MSBs of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> $=0$ ) or the configuration memory (TBLPAG<7> = 1).
For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16K word page in the program space. When the Most Significant bit (MSb) of the EA is ' 1 ', and the MSb (bit 9) of DSRPAG is ' 1 ', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23 -bit program space address. The DSRPAG<8> bit decides whether the lower word (when bit is ' 0 ') or the higher word (when bit is ' 1 ') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.
Table 4-37 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, $\mathrm{P}<23: 0>$ refers to a program space word, whereas $D<15: 0>$ refers to a data space word.

TABLE 4-37: PROGRAM SPACE ADDRESS CONSTRUCTION

| Access Type | Access Space | Program Space Address |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | <23> | <22:16> | <15> | <14:1> |  | <0> |
| Instruction Access (Code Execution) | User | $\bigcirc$ | $\mathrm{PC}<22: 1>$ |  |  |  | 0 |
|  |  | $0 x x$ xxxx xxxx xxxx xxxx xxx0 |  |  |  |  |  |
| TBLRD/TBLWT (Byte/Word Read/Write) | User | TBLPAG<7:0> |  | Data EA<15:0> |  |  |  |
|  |  | 0xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |  |
|  | Configuration | TBLPAG<7:0> |  | Data EA<15:0> |  |  |  |
|  |  | 1xxx xxxx |  | xxxx xxxx xxxx xxxx |  |  |  |
| Program Space Visibility (Block Remap/Read) | User | 0 | DSRPAG<7:0> ${ }^{(2)}$ |  | Data EA<14:0>(1) |  |  |
|  |  | 0 | XXXX XXXX |  | XXX XXXX | XXXX | xxxx |

Note 1: Data $E A<15>$ is always ' 1 ' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.
2: DSRPAG<9> is always ' 1 ' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG<8> is ' 0 ', the lower word is read and when it is ' 1 ', the higher word is read.

## PIC24FJ128GA310 FAMILY

FIGURE 4-8: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION


### 4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.
The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16 -bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.
Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

1. TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location ( $\mathrm{P}<15: 0>$ ) to a data address ( $\mathrm{D}<15: 0>$ ). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is ' 1 '; the lower byte is selected when it is ' 0 '.
2. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address ( $\mathrm{P}<23: 16>$ ) to a data address. Note that $D<15: 8>$, the 'phantom' byte, will always be ' 0 '. In Byte mode, it maps the upper or lower byte of the program word to $\mathrm{D}<7: 0>$ of the data address, as above. Note that the data will always be ' 0 ' when the upper 'phantom' byte is selected (byte select =1).
In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in Section 6.0 "Flash Program Memory".
For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0 , the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only table read operations will execute in the configuration memory space where Device IDs are located. Table write operations are not allowed.

FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS
Program Space

## PIC24FJ128GA310 FAMILY

### 4.3.3 READING DATA FROM PROGRAM MEMORY USING EDS

The upper 32 Kbytes of data space may optionally be mapped into any 16 K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).
Program space access through the data space occurs when the MSb of EA is ' 1 ' and the DSRPAG<9> is also ' 1 '. The lower 8 bits of DSRPAG are concatenated to the Wn<14:0> bits to form a 23-bit EA to access program memory. The DSRPAG<8> decides which word should be addressed; when the bit is ' 0 ', the lower word and when ' 1 ', the upper word of the program memory is accessed.

The entire program memory is divided into 512 EDS pages, from 200 h to 3 FFh , each consisting of 16 K words of data. Pages, 200h to 2FFh, correspond to the lower words of the program memory, while 300h to 3FFh correspond to the upper words of the program memory.
Using this EDS technique, the entire program memory can be accessed. Previously, the access to the upper word of the program memory was not supported.

Table 4-38 provides the corresponding 23-bit EDS address for program memory with EDS page and source addresses.
For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.
For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

TABLE 4-38: EDS PROGRAM ADDRESS WITH DIFFERENT PAGES AND ADDRESSES

| DSRPAG <br> (Data Space Read <br> Register) | Source Address while <br> Indirect Addressing | 23-Bit EA Pointing to <br> EDS | Comment |
| :---: | :---: | :---: | :--- |

Note 1: When the source/destination address is above 8000 h and DSRPAG/DSWPAG is ' 0 ', an address error trap will occur.

## EXAMPLE 4-3: EDS READ CODE FROM PROGRAM MEMORY IN ASSEMBLY

```
; Set the EDS page from where the data to be read
    mov #0x0202 , w0
    mov w0 , DSRPAG ;page 0x202, consisting lower words, is selected for read
    mov #0x000A , w1 ;select the location (0x0A) to be read
    bset w1 , #15 ; set the MSB of the base address, enable EDS mode
;Read a byte from the selected location
    mov.b [w1++] , w2 ;read Low byte
    mov.b [w1++] , w3 ;read High byte
;Read a word from the selected location
    mov [w1] , w2 ;
;Read Double - word from the selected location
    mov.d [w1] , w2 ;two word read, stored in w2 and w3
```

FIGURE 4-10: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS LOWER WORD


FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION TO ACCESS UPPER WORD


NOTES:

### 5.0 DIRECT MEMORY ACCESS CONTROLLER (DMA)

Note: This data sheet summarizes the features of the PIC24FJ128GA310 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC24F Family Reference Manual", Section 54. "Direct Memory Access Controller (DMA)" (DS39742). The information in this data sheet supersedes the information in the FRM.

The Direct Memory Access Controller (DMA) is designed to service high-data-throughput peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU intensive management. By allowing these data intensive peripherals to share their own data path, the main data bus is also de-loaded, resulting in additional power savings.
The DMA Controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus between the CPU and DMA-enabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA Controller access to the DMA-capable peripherals located on the new DMA SFR bus. The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA capable peripherals.

The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus, and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations causing a processor stall. This makes the controller essentially transparent to the user.

The DMA Controller has these features:

- Six multiple independent and independently programmable channels
- Concurrent operation with the CPU (no DMA caused Wait states)
- DMA bus arbitration
- Five Programmable Address modes
- Four Programmable Transfer modes
- Four Flexible Internal Data Transfer modes
- Byte or word support for data transfer
- 16-Bit Source and Destination Address register for each channel, dynamically updated and reloadable
- 16-Bit Transaction Count register, dynamically updated and reloadable
- Upper and Lower Address Limit registers
- Counter half-full level interrupt
- Software triggered transfer
- Null Write mode for symmetric buffer operations

A simplified block diagram of the DMA Controller is shown if Figure 5-1.

FIGURE 5-1: DMA FUNCTIONAL BLOCK DIAGRAM


### 5.1 Summary of DMA Operations

The DMA Controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction; in addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

- Source and destination (SFRs and data RAM)
- Data Size (byte or word)
- Trigger source
- Transfer mode (One-Shot, Repeated or Continuous)
- Addressing modes (fixed address or address blocks, with or without address increment/ decrement)
In addition, the DMA controller provides channel priority arbitration for all channels.


### 5.1.1 SOURCE AND DESTINATION

Using the DMA Controller, data may be moved between any two addresses in the data space. The SFR space ( 0000 h to 07 FFh ) or the data RAM space (0800h to FFFFh) can serve as either the source or the destination. Data can be moved between these areas in either direction, or between addresses in either area. The four different combinations are shown in Figure 5-2.
If it is necessary to protect areas of data RAM, the DMA Controller allows the user to set upper and lower address boundaries for operations in the data space above the SFR space. The boundaries are set by the DMAH and DMAL Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

### 5.1.2 DATA SIZE

The DMA Controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHn<1>). By default, each channel is configured for word-size transactions. When byte-size transactions are chosen, the LSb of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

### 5.1.3 TRIGGER SOURCE

The DMA Controller can use any one of the device's 60 interrupt sources to initiate a transaction. The DMA trigger sources are listed in reverse order their natural interrupt priority, and are shown in Table 5-1.

Since the source and destination addresses for any transaction can be programmed independently of the trigger source, the DMA Controller can use any trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

### 5.1.4 TRANSFER MODE

The DMA Controller supports four types of data transfers, based on the volume of data to be moved for each trigger.

- One-Shot: A single transaction occurs for each trigger.
- Continuous: A series of back-to-back transactions occur for each trigger; the number of transactions is determined by the DMACNT transaction counter.
- Repeated One-Shot: A single transaction is performed repeatedly, once per trigger, until the DMA channel is disabled.
- Repeated Continuous: A series of transactions are performed repeatedly, one cycle per trigger, until the DMA channel is disabled.
All transfer modes allow the option to have the source and destination addresses and counter value automatically reloaded after the completion of a transaction. Repeated mode transfers do this automatically.


### 5.1.5 ADDRESSING MODES

The DMA Controller also supports transfers between single addresses or address ranges. The four basic options are:

- Fixed-to-Fixed: Between two constant addresses
- Fixed-to-Block: From a constant source address to a range of destination addresses
- Block-to-Fixed: From a range of source addresses to a single, constant destination address
- Block-to-Block: From a range to source addresses to a range of destination addresses
The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.
In addition to the four basic modes, the DMA Controller also supports Peripheral Indirect Addressing (PIA) mode, where the source or destination address is generated jointly by the DMA controller and a PIA capable peripheral. When enabled, the DMA channel provides a base source and/or destination address, while the peripheral provides a fixed-range offset address.
For PIC24FJ128GA310 family devices, the 12-bit A/D Converter module is the only PIA-capable peripheral. Details for its use in PIA mode are provided in Section 24.0 "12-Bit AID Converter with Threshold Scan".

FIGURE 5-2: TYPES OF DMA DATA TRANSFERS


Note: Relative sizes of memory areas are not shown to scale.

## PIC24FJ128GA310 FAMILY

### 5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA busses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round-Robin: When two or more channels collide, the lower-numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority, based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history.


### 5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

1. Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
2. Program DMAH and DMAL with appropriate upper and lower address boundaries for data RAM operations.
3. Select the DMA channel to be used and disable its operation $(\mathrm{CHEN}=0)$.
4. Program the appropriate Source and Destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA mode addressing, use the base address value.
5. Program the DMACNTn register for the number of triggers per transfer (One-Shot or Continuous modes), or the number of words (bytes) to be transferred (Repeated modes).
6. Set or clear the SIZE bit to select the data size.
7. Program the TRMODE bits to select the Data Transfer mode.
8. Program the SAMODE and DAMODE bits to select the addressing mode.
9. Enable the DMA channel by setting CHEN.
10. Enable the trigger source interrupt.

### 5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA Controller cannot be individually powered down using the Peripheral Module Disable (PMD) registers. Instead, the channels are controlled as two groups. The DMAOMD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 and DMACH5. Setting both bits effectively disables the DMA Controller.

### 5.4 Registers

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module level registers (one control and three buffer/address):

- DMACON: DMA Control Register (Register 5-1)
- DMAH and DMAL: High and Low Address Limit Registers
- DMABUF: DMA Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel Control Register (Register 5-2)
- DMAINTn: DMA Channel Interrupt Control Register (Register 5-3)
- DMASRCn: Data Source Address Pointer for Channel n
- DMADSTn: Data Destination Source for Channel $n$
- DMACNTn: Transaction Counter for Channel n

For PIC24FJ128GA310 family devices, there are a total of 34 registers.

## REGISTER 5-1: DMACON: DMA ENGINE CONTROL REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAEN | - | - | - | - | - | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | PRSSEL |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown $\quad$.

bit 15 DMAEN: DMA Module Enable bit
1 = Enables module
$0=$ Disables module and terminates all active DMA operation(s)
bit 14-1 Unimplemented: Read as '0'
bit $0 \quad$ PRSSEL: Channel Priority Scheme Selection bit
1 = Round-robin scheme
$0=$ Fixed priority scheme

REGISTER 5-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

| U-0 | U-0 | U-0 | r-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | $r$ | - | NULLW | RELOAD $^{(\mathbf{1})}$ | CHREQ $^{(3)}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAMODE1 | SAMODE0 | DAMODE1 | DAMODE0 | TRMODE1 | TRMODE0 | SIZE | CHEN |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-12 Unimplemented: Read as ' 0 '
bit 12 Reserved: Maintain as ' 0 '
bit $11 \quad$ Unimplemented: Read as ' 0 '
bit 10 NULLW: Null Write Mode bit
1 = A dummy write is initiated to DMASRC for every write to DMADST
$0=$ No dummy write is initiated
bit 9 RELOAD: Address and Count Reload bit ${ }^{(1)}$
1 = DMASRC, DMADST, and DMACNT registers are reloaded to their previous values upon the start of the next operation
$0=$ DMASRC, DMADST and DMACNT are not reloaded on the start of the next operation ${ }^{(2)}$
bit $8 \quad$ CHREQ: DMA Channel Software Request bit ${ }^{(3)}$
1 = A DMA request is initiated by software; automatically cleared upon completion of a DMA transfer $0=$ No DMA request is pending
bit 7-6 SAMODE<1:0>: Source Address Mode Selection bits
$11=$ DMASRC is used in Peripheral Indirect Addressing and remains unchanged
$10=$ DMASRC is decremented based on SIZE bit after a transfer completion
$01=$ DMASRC is incremented based on SIZE bit after a transfer completion
00 = DMASRC remains unchanged after a transfer completion
bit 5-4 DAMODE<1:0>: Destination Address Mode Selection bits
11 = DMADST is used in Peripheral Indirect Addressing and remains unchanged
$10=$ DMADST is decremented based on SIZE bit after a transfer completion
$01=$ DMADST is incremented based on SIZE bit after a transfer completion
$00=$ DMADST remains unchanged after a transfer completion
bit 3-2 TRMODE<1:0>: Transfer Mode Selection bits
11 = Repeated Continuous
$10=$ Continuous
$01=$ Repeated One-Shot
00 = One-Shot
bit 1 SIZE: Data Size Selection bit
1 = Byte (8-bit)
$0=$ Word (16-bit)
bit $0 \quad$ CHEN: DMA Channel Enable bit
$1=$ The corresponding channel is enabled
$0=$ The corresponding channel is disabled
Note 1: Only the original DMACNT is required to be stored to recover the original DMASRC and DMADST.
2: DMASRC, DMADST and DMACNT are always reloaded in Repeated mode transfers (DMACHn<2> = 1), regardless of the state of the RELOAD bit.
3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

## REGISTER 5-3: DMAINTn: DMA CHANNEL n INTERRUPT REGISTER

| R-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DBUFWF |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HIGHIF $^{(1,2)}$ | LOWIF $^{(\mathbf{1 , 2})}$ | DONEIF $^{(\mathbf{1})}$ | HALFIF $^{(\mathbf{1})}$ | OVRUNIF $^{(1)}$ | - | - | HALFEN |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15 DBUFWF: Buffered Data Write Flag bit ${ }^{(1)}$
1 = The content of the DMA buffer has not been written to the location specified in DMADST, or DMASRC in Null Write mode
$0=$ The content of the DMA buffer has been written to the location specified in DMADST, or DMASRC in Null Write mode
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13-8 CHSEL<5:0>: DMA Channel Trigger Selection bits
See Table 5-1 for a complete list.
bit $7 \quad$ HIGHIF: DMA High Address Limit Interrupt Flag bit ${ }^{(1,2)}$
1 = The DMA channel has attempted to access an address higher than DMAH, or the upper limit of the data RAM space.
$0=$ The DMA channel has not invoked the high address limit interrupt.
bit 6 LOWIF: DMA Low Address Limit Interrupt Flag bit ${ }^{(1,2)}$
1 = The DMA channel has attempted to access the DMA SFR address lower than DMAL, but above the SFR range (07FFh)
$0=$ The DMA channel has not invoked the low address limit interrupt
bit 5 DONEIF: DMA Complete Operation Interrupt Flag bit ${ }^{(1)}$
If CHEN = 1:
1 = The previous DMA session has ended with completion
$0=$ The current DMA session has not yet completed
If CHEN = 0:
1 = The previous DMA session has ended with completion
$0=$ The previous DMA session has ended without completion
bit 4 HALFIF: DMA 50\% Water Mark Level Interrupt Flag bit ${ }^{(1)}$
$1=$ DMACNT has reached the halfway point to 0000h
$0=$ DMACNT has not reached the halfway point
bit $3 \quad$ OVRUNIF: DMA Channel Overrun Flag bit ${ }^{(1)}$
1 = The DMA channel is triggered while it is still completing the operation based on the previous trigger
$0=$ The overrun condition has not occurred
bit 2-1 Unimplemented: Read as ' 0 '
bit $0 \quad$ HALFEN: Halfway Completion Water Mark bit
1 = Interrupts are invoked when DMACNT has reached its halfway point and at completion
$0=$ An interrupt is invoked only at the completion of the transfer
Note 1: Setting these flags in software does not generate an interrupt.
2: Testing for address limit violations (DMASRC or DMADST is either greater than DMAH or less than DMAL) is NOT done before the actual access.

## PIC24FJ128GA310 FAMILY

TABLE 5-1: DMA TRIGGER SOURCES

| CHSEL<5:0> | Trigger (Interrupt) | CHSEL<5:0> | Trigger (Interrupt) |
| :---: | :---: | :---: | :---: |
| 000000 | (Unimplemented) | 100000 | UART2 Transmit |
| 000001 | JTAG | 100001 | UART2 Receive |
| 000010 | LCD | 100010 | External Interrupt 2 |
| 000011 | UART4 Transmit | 100011 | Timer5 |
| 000100 | UART4 Receive | 100100 | Timer4 |
| 000101 | UART4 Error | 100101 | Output Compare 4 |
| 000110 | UART3 Transmit | 100110 | Output Compare 3 |
| 000111 | UART3 Receive | 100111 | DMA Channel 2 |
| 001000 | UART3 Error | 101000 | Input Capture 7 |
| 001001 | CTMU Event | 101001 | External Interrupt 1 |
| 001010 | HLVD | 101010 | Interrupt-on-Change |
| 001011 | CRC Done | 101011 | Comparators Event |
| 001100 | UART2 Error | 101100 | I2C1 Master Event |
| 001101 | UART1 Error | 101101 | I2C1 Slave Event |
| 001110 | RTCC | 101110 | DMA Channel 1 |
| 001111 | DMA Channel 5 | 101111 | A/D Converter |
| 010000 | External Interrupt 4 | 110000 | UART1 Transmit |
| 010001 | External Interrupt 3 | 110001 | UART1 Receive |
| 010010 | I2C2 Master Event | 110010 | SPI1 Event |
| 010011 | I2C2 Slave Event | 110011 | SPI1 Error |
| 010100 | DMA Channel 4 | 110100 | Timer3 |
| 010101 | EPMP | 110101 | Timer2 |
| 010110 | Output Compare 7 | 110110 | Output Compare 2 |
| 010111 | Output Compare 6 | 110111 | Input Capture 2 |
| 011000 | Output Compare 5 | 111000 | DMA Channel 0 |
| 011001 | Input Capture 6 | 111001 | Timer1 |
| 011010 | Input Capture 5 | 111010 | Output Compare 1 |
| 011011 | Input Capture 4 | 111011 | Input Capture 1 |
| 011100 | Input Capture 3 | 111100 | External Interrupt 0 |
| 011101 | DMA Channel 3 | 111101 | (Unimplemented) |
| 011110 | SPI2 Event | 111110 | (Unimplemented) |
| 011111 | SPI2 Error | 111111 | (Unimplemented) |

### 6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 4. "Program Memory" (DS39715). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ128GA310 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash can be programmed in four ways:

- In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ )
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)
ICSP allows a PIC24FJ128GA310 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the
microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time and erase program memory in blocks of 512 instructions ( 1536 bytes) at a time.


### 6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a $W$ register, specified in the table instruction, as shown in Figure 6-1.
The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.
The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS


## PIC24FJ128GA310 FAMILY

### 6.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows ( 512 instructions) at a time and to program one row at a time. It is also possible to program single words.
The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.
When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.
Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.
Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

## Note: Writing to a location multiple times without erasing is not recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 6.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

### 6.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

### 6.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.
The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.
NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55 h and AAh to the NVMKEY register. Refer to Section 6.6 "Programming Operations" for further details.

### 6.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (Waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

## REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER

| R/S-0, HC ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R-0, HSC ${ }^{(1)}$ | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WR | WREN | WRERR | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-0 ${ }^{(1)}$ | U-0 | U-0 | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | R/W-0 ${ }^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ERASE | - | - | NVMOP3 ${ }^{(2)}$ | NVMOP2 ${ }^{(2)}$ | NVMOP1 ${ }^{(2)}$ | NVMOP0 ${ }^{(2)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{S}=$ Settable bit | $\mathrm{HC}=$ Hardware Clearable bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |
| HSC = Hardware Settable/Clearable bit |  |  |

bit $15 \quad$ WR: Write Control bit ${ }^{(1)}$
1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete
$0=$ Program or erase operation is complete and inactive
bit 14 WREN: Write Enable bit ${ }^{(1)}$
1 = Enable Flash program/erase operations
$0=$ Inhibit Flash program/erase operations
bit 13
WRERR: Write Sequence Error Flag bit ${ }^{(1)}$
$1=$ An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
$0=$ The program or erase operation completed normally
bit 12-7 Unimplemented: Read as ' 0 '
bit $6 \quad$ ERASE: Erase/Program Enable bit ${ }^{(1)}$
1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command
$0=$ Perform the program operation specified by NVMOP<3:0> on the next WR command
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 NVMOP<3:0>: NVM Operation Select bits ${ }^{(\mathbf{1}, \mathbf{2})}$
$1111=$ Memory bulk erase operation $($ ERASE $=1)$ or no operation $(\text { ERASE }=0)^{(3)}$
$0011=$ Memory word program operation (ERASE = 0) or no operation (ERASE =1)
$0010=$ Memory page erase operation (ERASE =1) or no operation (ERASE = 0)
0001 = Memory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1: These bits can only be reset on a Power-on Reset.
2: All other combinations of NVMOP<3:0> are unimplemented.
3: Available in ICSP ${ }^{\text {TM }}$ mode only; refer to the device programming specification.

## PIC24FJ128GA310 FAMILY

### 6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8 -row erase block containing the desired row. The general process is:

1. Read eight rows of program memory ( 512 instructions) and store in data RAM.
2. Update the program data in RAM with the desired new data.
3. Erase the block (see Example 6-1):
a) Set the NVMOP bits ( $\mathrm{NVMCON}<3: 0>$ ) to ' 0010 ' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
b) Write the starting address of the block to be erased into the TBLPAG and W registers.
c) Write 55h to NVMKEY.
d) Write AAh to NVMKEY.
e) Set the WR bit ( $\mathrm{NVMCON}<15>$ ). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 6-3).
5. Write the program block to Flash memory:
a) Set the NVMOP bits to ' 0001 ' to configure for row programming. Clear the ERASE bit and set the WREN bit.
b) Write 55h to NVMKEY.
c) Write AAh to NVMKEY.
d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
6. Repeat Steps 4 and 5 , using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.
For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 6-4.

EXAMPLE 6-1: ERASING A PROGRAM MEMORY BLOCK (ASSEMBLY LANGUAGE CODE)

```
Set up NVMCON for block erase operation
    MOV #0x4042, W0 ;
    MOV W0, NVMCON ; Initialize NVMCON
; Init pointer to row to be ERASED
    MOV #tblpage(PROG_ADDR), W0
    MOV W0, TBLPAG ; Initialize Program Memory (PM) Page Boundary SFR
    MOV #tbloffset(PROG_ADDR), W0 ; Initialize in-page EA<15:0> pointer
    TBLWTL W0, [W0] ; Set base address of erase block
    DISI #5 ; Block all interrupts with priority <7
    MOV.B #0x55, W0
    MOV W0, NVMKEY ; Write the 0x55 key
    MOV.B #0xAA, W1 ;
    MOV W1, NVMKEY ; Write the 0xAA key
    BSET NVMCON, #WR ; Start the erase sequence
    NOP ; Insert two NOPs after the erase
    NOP ; command is asserted
```


## EXAMPLE 6-2: ERASING A PROGRAM MEMORY BLOCK ('C’ LANGUAGE CODE)

// C example using MPLAB C30
unsigned long progAddr = $0 x X X X X X X ; \quad / /$ Address of row to write unsigned int offset;
//Set up pointer to the first memory location to be written
TBLPAG $=$ progAddr $\gg 16$; // Initialize PM Page Boundary SFR
offset = progAddr \& 0xFFFF; // Initialize lower word of address
__builtin_tblwtl(offset, $0 x 0000$ ); // Set base address of erase block
NVMCON $=0 \times 4042$;
// with dummy latch write
asm("DISI \#5");
// Initialize NVMCON
// Block all interrupts with priority <7
// for next 5 instructions
__builtin_write_NVM();
// check function to perform unlock
// sequence and set WR

## EXAMPLE 6-3: LOADING THE WRITE BUFFERS

```
; Set up NVMCON for row programming operations
    MOV #0x4001, W0 ;
    MOV W0, NVMCON ; Initialize NVMCON
```

; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled

| MOV | \#0x0000, W0 | ; |
| :--- | :--- | :--- |
| MOV | W0, TBLPAG | Initialize PM Page Boundary SFR |
| MOV | \#0x6000, W0 | ; An example program memory address |

; Perform the TBLWT instructions to write the latches
; 0th_program_word
MOV \#LOW_WORD_0, W2 ;

MOV \#HIGH_BYTE_0, W3
; Write PM low word into program latch
TBLWTL W2, [W0]
; Write PM high byte into program latch
; 1st_program_word
MOV \#LOW_WORD_1, W2

MOV \#HIGH_BYTE_1, W3
;
?

- ; Write PM low word into program latch

TBLWTH W3, [W0++] ; Write PM high byte into program latch
; 2nd_program_word MOV \#LOW_WORD_2, W2 ; MOV \#HIGH_BYTE_2, W3 ; Write PM low word into program latch TBLWTL W2, [W0] ; Write PM high byte into program latch TBLWTH W3, [W0++]
-
-
-
; 63rd_program_word
MOV \#LOW_WORD_63, W2 ; MOV \#HIGH_BYTE_63, W3 ; TBLWTL W2, [W0] ; Write PM low word into program latch TBLWTH W3, [W0] ; Write PM high byte into program latch

## EXAMPLE 6-4: INITIATING A PROGRAMMING SEQUENCE

| DISI | \#5 | ; Block all interrupts with priority <7 <br> ; for next 5 instructions |
| :---: | :---: | :---: |
| MOV.B | \#0x55, W0 |  |
| MOV | W0, NVMKEY | ; Write the 0x55 key |
| MOV.B | \#0xAA, W1 |  |
| MOV | W1, NVMKEY | ; Write the 0xAA key |
| BSET | NVMCON, \#WR | ; Start the programming sequence |
| NOP |  | ; Required delays |
| NOP |  |  |
| BTSC | NVMCON, \#15 | ; and wait for it to be |
| BRA | \$-2 | ; completed |

## PIC24FJ128GA310 FAMILY

### 6.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes (MSBs) of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the
write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits ( $\mathrm{NVMCON}<3: 0>$ ) to ' 0011 '. The write is performed by executing the unlock sequence and setting the WR bit (see Example 6-5). An equivalent procedure in 'C' compiler, using the MPLAB C30 compiler and built-in hardware functions, is shown in Example 6-6.

## EXAMPLE 6-5: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY



## EXAMPLE 6-6: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY ('C’ LANGUAGE CODE)

```
// C example using MPLAB C30
unsigned int offset;
unsigned long progAddr = 0xXXXXXX; // Address of word to program
unsigned int progDataL = 0xXXXX; // Data to program lower word
unsigned char progDataH = 0xXX; // Data to program upper byte
//Set up NVMCON for word programming
NVMCON = 0x4003; // Initialize NVMCON
//Set up pointer to the first memory location to be written
TBLPAG = progAddr>>16; // Initialize PM Page Boundary SFR
offset = progAddr & 0xFFFF; // Initialize lower word of address
//Perform TBLWT instructions to write latches
__builtin_tblwtl(offset, progDataL); // Write to address low word
__builtin_tblwth(offset, progDataH); // Write to upper byte
asm("DISI #5"); // Block interrupts with priority <7
__builtin_write_NVM();
    // for next 5 instructions
    // C30 function to perform unlock
    // sequence and set WR
```


### 7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 7. "Reset" (DS39712). The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). In addition, Reset events occurring while an extreme power-saving feature is in use (such as VBAT) will set one or more status bits in the RCON2 register (Register 7-2). A POR will clear all bits, except for the BOR and POR ( $\mathrm{RCON}<1: 0>$ ) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.
The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON registers should be cleared after they are read so that the next RCON register values after a device Reset will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

REGISTER 7-1: RCON: RESET CONTROL REGISTER

| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRAPR $^{(1)}$ | IOPUWR $^{(1)}$ | - | RETEN $^{(2)}$ | - | DPSLP $^{(1)}$ | CM $^{(1)}$ | VREGS $^{(3)}$ |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXTR $^{(\mathbf{1})}$ | SWR $^{(\mathbf{1 )}}$ | SWDTEN $^{(4)}$ | WDTO $^{(\mathbf{1})}$ | SLEEP $^{(\mathbf{1})}$ | IDLE $^{(\mathbf{1})}$ | BOR $^{(\mathbf{1 )}}$ | POR $^{(\mathbf{1})}$ |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: | $U=$ Unimplemented bit, read as ' 0 ' |  |  |
| :--- | :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $H S=$ Hardware Settable bit |  |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |  |


| bit 15 | TRAPR: Trap Reset Flag bit ${ }^{(1)}$ |
| :---: | :---: |
|  | $1=$ A Trap Conflict Reset has occurred <br> 0 = A Trap Conflict Reset has not occurred |
| bit 14 | IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit ${ }^{(1)}$ |
|  | $1=$ An illegal opcode detection, an illegal address mode or uninitialized $W$ register is used as an Address Pointer and caused a Reset <br> 0 = An illegal opcode or uninitialized W Reset has not occurred |
| bit 13-10 | Unimplemented: Read as '0' |
| bit 12 | RETEN: Retention Mode Enable bit ${ }^{(2)}$ |
|  | $1=$ Retention mode is enabled while device is in Sleep modes ( 1.2 V regulator supplies to the core) <br> $0=$ Retention mode is disabled; normal voltage levels are present |
| bit 11 | Unimplemented: Read as '0' |
| bit 10 | DPSLP: Deep Sleep Flag bit ${ }^{(1)}$ |
|  | 1 = Device has been in Deep Sleep mode <br> $0=$ Device has not been in Deep Sleep mode |
| bit 9 | CM: Configuration Word Mismatch Reset Flag bit ${ }^{(1)}$ |
|  | 1 = A Configuration Word Mismatch Reset has occurred |
|  | 0 = A Configuration Word Mismatch Reset has not occurred |
| bit 8 | VREGS: Program Memory Power During Sleep bit ${ }^{(3)}$ |
|  | 1 = Program memory bias voltage remains powered during Sleep |
|  | 0 = Program memory bias voltage is powered down during Sleep |
| bit 7 | EXTR: External Reset ( $\overline{\mathrm{MCLR}})$ Pin bit ${ }^{(1)}$ |
|  | 1 = A Master Clear (pin) Reset has occurred <br> $0=$ A Master Clear (pin) Reset has not occurred |
| bit 6 | SWR: Software Reset (Instruction) Flag bit ${ }^{(1)}$ |
|  | $1=$ A RESET instruction has been executed |

Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
2: If the $\overline{\text { LPCFG }}$ Configuration bit is 1' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
3: Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
4: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

## REGISTER 7-1: RCON: RESET CONTROL REGISTER (CONTINUED)

bit $5 \quad$ SWDTEN: Software Enable/Disable of WDT bit ${ }^{(4)}$

$$
1=\text { WDT is enabled }
$$

$$
0=\mathrm{WDT} \text { is disabled }
$$

bit $4 \quad$ WDTO: Watchdog Timer Time-out Flag bit ${ }^{(1)}$
1 = WDT time-out has occurred $0=$ WDT time-out has not occurred
bit 3 SLEEP: Wake From Sleep Flag bit ${ }^{(1)}$
1 = Device has been in Sleep mode $0=$ Device has not been in Sleep mode
bit 2 IDLE: Wake-up From Idle Flag bit ${ }^{(1)}$
1 = Device has been in Idle mode $0=$ Device has not been in Idle mode
bit 1 BOR: Brown-out Reset Flag bit ${ }^{(1)}$
1 = A Brown-out Reset has occurred (also set after a Power-on Reset).
0 = A Brown-out Reset has not occurred
bit $0 \quad$ POR: Power-on Reset Flag bit ${ }^{(1)}$
1 = A Power-on Reset has occurred
$0=$ A Power-on Reset has not occurred
Note 1: All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
2: If the $\overline{\text { LPCFG }}$ Configuration bit is $1^{\prime}$ (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
3: Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
4: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

## PIC24FJ128GA310 FAMILY

REGISTER 7-2: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  | $\mathrm{U}-0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| Legend: | $\mathrm{CO}=$ Clearable Only bit | $\mathrm{r}=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-5 Unimplemented: Read as ' 0 '
bit $4 \quad$ Reserved: Maintain as ' 0 '
bit $3 \quad$ VDDBOR: VDD Brown-out Reset Flag bit ${ }^{(1)}$
1 = A VDD Brown-out Reset has occurred (set by hardware)
0 = A VDD Brown-out Reset has not occurred
bit 2 VDDPOR: VDD Power-On Reset Flag bit ${ }^{(1,2)}$
1 = A VDD Power-up Reset has occurred (set by hardware)
0 = A Vdd Power-up Reset has not occurred
bit $1 \quad$ VBPOR: VBPOR Flag bit ${ }^{(1,3)}$
1 = A Vbat POR has occurred (no battery connected to Vbat pin, or Vbat power below Deep Sleep
Semaphore retention level, set by hardware)
$0=A$ Vbat POR has not occurred
bit 0
VBat: Vbat Flag bit ${ }^{(1)}$
1 = A POR exit has occurred while power was applied to VBAT pin (set by hardware)
$0=A$ POR exit from VBAT has not occurred
Note 1: This bit is set in hardware only; it can only be cleared in software.
2: Indicates a VDD POR. Setting the POR bit (RCON<0>) indicates a Vcore POR.
3: This bit is set when the device is originally powered up, even if power is present on VBAT.

TABLE 7-1: RESET FLAG BIT OPERATION

| Flag Bit | Setting Event | Clearing Event |
| :---: | :---: | :---: |
| TRAPR (RCON<15>) | Trap Conflict Event | POR |
| IOPUWR (RCON<14>) | Illegal Opcode or Uninitialized W Register Access | POR |
| CM (RCON<9>) | Configuration Mismatch Reset | POR |
| EXTR (RCON<7>) | $\overline{\text { MCLR Reset }}$ | POR |
| SWR (RCON<6>) | RESET Instruction | POR |
| WDTO (RCON<4>) | WDT Time-out | CLRWDT, PWRSAV Instruction, POR |
| SLEEP (RCON<3>) | PWRSAV \#0 Instruction | POR |
| DPSLP (RCON<10>) | PWRSAV \#0 Instruction while DSEN bit set | POR |
| IDLE (RCON<2>) | PWRSAV \#1 Instruction | POR |
| BOR (RCON<1>) | POR, BOR | - |
| POR (RCON<0>) | POR | - |

Note: All Reset flag bits may be set or cleared by the user software.

### 7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.
The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 7-2). The RCFGCAL and NVMCON registers are only affected by a POR.

### 7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the system Reset signal, $\overline{\text { SYSRST, }}$, is released after the POR delay time expires.
The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

### 7.3 Brown-out Reset (BOR)

PIC24FJ128GA310 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.
When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in Section 32.1 "DC Characteristics" (Parameter DC17).

### 7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. Refer to the "PIC24F Family Reference Manual", Section 6.0 "Oscillator" (DS39700) for further details.

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

| Reset Type | Clock Source Determinant |
| :---: | :--- |
| POR | FNOSC Configuration bits |
| $($ CWOR $<10: 8>)$ |  |

## PIC24FJ128GA310 FAMILY

TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

| Reset Type | Clock Source | $\overline{\text { SYSRST Delay }}$ | System Clock Delay | Notes |
| :---: | :---: | :---: | :---: | :---: |
| POR | EC | TPOR + TSTARTUP + TRST | - | 1, 2, 3 |
|  | ECPLL | TPOR + TStARTUP + TRST | Tlock | 1, 2, 3, 5 |
|  | XT, HS, SOSC | TPOR + TSTARTUP + TRST | Tost | 1, 2, 3, 4, 8 |
|  | XTPLL, HSPLL | TPOR + TStartup + TRST | Tost + TLOCK | 1, 2, 3, 4, 5, 8 |
|  | FRC, FRCDIV | TPOR + TSTARTUP + TRST | TfRC | 1, 2, 3, 6, 7 |
|  | FRCPLL | TPOR + TSTARTUP + TRST | TFRC + TLOCK | 1, 2, 3, 5, 6 |
|  | LPRC | TPOR + TSTARTUP + TRST | TLPRC | 1, 2, 3, 6 |
| BOR | EC | Tstartup + TRSt | - | 2, 3 |
|  | ECPLL | Tstartup + TRSt | TLOCK | 2, 3, 5 |
|  | XT, HS, SOSC | Tstartup + TRST | Tost | 2, 3, 4, 8 |
|  | XTPLL, HSPLL | TSTARTUP + TRST | Tost + TLOCK | 2, 3, 4, 5, 8 |
|  | FRC, FRCDIV | TSTARTUP + TRST | Tfrc | 2, 3, 6, 7 |
|  | FRCPLL | Tstartup + TRST | TfRC + TLOCK | 2, 3, 5, 6 |
|  | LPRC | TSTARTUP + TRST | TLPRC | 2, 3, 6 |
| $\overline{\mathrm{MCLR}}$ | Any Clock | TRST | - | 3 |
| WDT | Any Clock | TRST | - | 3 |
| Software | Any clock | TRST | - | 3 |
| Illegal Opcode | Any Clock | TRST | - | 3 |
| Uninitialized W | Any Clock | TRST | - | 3 |
| Trap Conflict | Any Clock | TRST | - | 3 |

Note 1: TPOR = Power-on Reset delay ( $10 \mu \mathrm{~s}$ nominal).
2: TSTARTUP $=$ TVREG ( $10 \mu \mathrm{~s}$ nominal when VREGS $=1$ and when VREGS $=0$; depends upon WDTWIN<1:0> bits setting).
3: TRST = Internal State Reset time ( $2 \mu \mathrm{~s}$ nominal).
4: Tost = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
5: TLock = PLL lock time.
6: TFRC and TLPRC = RC oscillator start-up times.
7: If Two-speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid. It switches to the primary oscillator after its respective clock delay.
8: Tost = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.

### 7.4.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

### 7.4.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

### 8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 8. "Interrupts" (DS39707). The information in this data sheet supersedes the information in the FRM.

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- Unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies


### 8.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 8-1. The IVT resides in program memory, starting at location, 000004 h . The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 -bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).
Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with Vector 0 will take priority over interrupts at any other vector address.
PIC24FJ128GA310 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 8-1 and Table 8-2.

### 8.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. The ALTIVT (INTCON2<15>) control bit provides access to the AIVT. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.
The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 8.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location, 000000 h . The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

## PIC24FJ128GA310 FAMILY

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE
Decreasing Natural Order Priority

| Reset - GOTO Instruction | $\begin{aligned} & 000000 \mathrm{~h} \\ & 000002 \mathrm{~h} \end{aligned}$ |  |
| :---: | :---: | :---: |
| Reset - GOTO Address |  |  |
| Reserved | 000004h |  |
| Oscillator Fail Trap Vector |  |  |
| Address Error Trap Vector |  |  |
| Stack Error Trap Vector |  |  |
| Math Error Trap Vector |  |  |
| Reserved |  |  |
| Reserved |  |  |
| Reserved |  |  |
| Interrupt Vector 0 | 000014h |  |
| Interrupt Vector 1 |  |  |
| - |  |  |
| - |  |  |
| - |  |  |
| Interrupt Vector 52 | 00007Ch |  |
| Interrupt Vector 53 | $\begin{aligned} & \text { 00007Eh } \\ & \text { 000080h } \end{aligned}$ |  |
| Interrupt Vector 54 |  |  |
| - |  |  |
| - |  |  |
| - |  |  |
| Interrupt Vector 116 | 0000FCh |  |
| Interrupt Vector 117 | 0000FEh |  |
| Reserved | $\begin{aligned} & \text { 000100h } \\ & 000102 h \end{aligned}$ |  |
| Reserved |  |  |
| Reserved |  |  |
| Oscillator Fail Trap Vector | 000114h |  |
| Address Error Trap Vector |  |  |
| Stack Error Trap Vector |  |  |
| Math Error Trap Vector |  |  |
| Reserved |  |  |
| Reserved |  |  |
| Reserved |  |  |
| Interrupt Vector 0 |  |  |
| Interrupt Vector 1 |  |  |
| - |  |  |
| - |  |  |
| - |  |  |
| Interrupt Vector 52 | 00017Ch |  |
| Interrupt Vector 53 | $\begin{aligned} & \text { 00017Eh } \\ & \text { 000180h } \end{aligned}$ |  |
| Interrupt Vector 54 |  |  |
| - |  |  |
| - |  |  |
| - |  |  |
| Interrupt Vector 116 | 0001FEh |  |
| Interrupt Vector 117 |  |  |
| Start of Code | 000200h |  |

Note 1: See Table 8-2 for the interrupt vector list.

TABLE 8-1: TRAP VECTOR DETAILS

| Vector Number | IVT Address | AIVT Address |  |
| :---: | :---: | :---: | :--- |
| 0 | 000004 h | 000104 h | Reserved |
| 1 | 000006 h | 000106 h | Oscillator Failure |
| 2 | 000008 h | 000108 h | Address Error |
| 3 | 00000 Ah | 00010Ah | Stack Error |
| 4 | 00000 Ch | 00010 Ch | Math Error |
| 5 | 00000Eh | 00010Eh | Reserved |
| 6 | 000010h | 000110h | Reserved |
| 7 | 000012h | 000112 h | Reserved |

## PIC24FJ128GA310 FAMILY

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

| Interrupt Source | Vector Number | IVT <br> Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Flag | Enable | Priority |
| ADC1 Conversion Done | 13 | 00002Eh | 00012Eh | IFS0<13> | IEC0<13> | IPC3<6:4> |
| Comparator Event | 18 | 000038h | 000138h | IFS1<2> | IEC1<2> | IPC4<10:8> |
| CRC Generator | 67 | 00009Ah | 00019Ah | IFS4<3> | IEC4<3> | IPC16<14:12> |
| CTMU Event | 77 | 0000AEh | 0001AEh | IFS4<13> | IEC4<13> | IPC19<6:4> |
| DMA Channel 0 | 4 | 00001Ch | 00011Ch | IFS0<4> | IEC0<4> | IPC1<2:0> |
| DMA Channel 1 | 14 | 000030h | 000130h | IFSO<14> | IEC0<14> | IPC3<10:8> |
| DMA Channel 2 | 24 | 000044h | 000144h | IFS1<8> | IEC1<8> | IPC6<2:0> |
| DMA Channel 3 | 36 | 00005Ch | 00015Ch | IFS2<4> | IEC2<4> | IPC9<2:0> |
| DMA Channel 4 | 46 | 000070h | 000170h | IFS2<14> | IEC2<14> | IPC11<10:8> |
| DMA Channel 5 | 61 | 00008Eh | 00018Eh | IFS3<13> | IEC3<13> | IPC15<6:4> |
| External Interrupt 0 | 0 | 000014h | 000114h | IFS0<0> | IEC0<0> | IPC0<2:0> |
| External Interrupt 1 | 20 | 00003Ch | 00013Ch | IFS1<4> | IEC1<4> | IPC5<2:0> |
| External Interrupt 2 | 29 | 00004Eh | 00014Eh | IFS1<13> | IEC1<13> | IPC7<6:4> |
| External Interrupt 3 | 53 | 00007Eh | 00017Eh | IFS3<5> | IEC3<5> | IPC13<6:4> |
| External Interrupt 4 | 54 | 000080h | 000180h | IFS3<6> | IEC3<6> | IPC13<10:8> |
| I2C1 Master Event | 17 | 000036h | 000136h | IFS1<1> | IEC1<1> | IPC4<6:4> |
| I2C1 Slave Event | 16 | 000034h | 000134h | IFS1<0> | IEC1<0> | IPC4<2:0> |
| 12C2 Master Event | 50 | 000078h | 000178h | IFS3<2> | IEC3<2> | IPC12<10:8> |
| I2C2 Slave Event | 49 | 000076h | 000176h | IFS3<1> | IEC3<1> | IPC12<6:4> |
| Input Capture 1 | 1 | 000016h | 000116h | IFS0<1> | IEC0<1> | IPC0<6:4> |
| Input Capture 2 | 5 | 00001Eh | 00011Eh | IFS0<5> | IEC0<5> | IPC1<6:4> |
| Input Capture 3 | 37 | 00005Eh | 00015Eh | IFS2<5> | IEC2<5> | IPC9<6:4> |
| Input Capture 4 | 38 | 000060h | 000160h | IFS2<6> | IEC2<6> | IPC9<10:8> |
| Input Capture 5 | 39 | 000062h | 000162h | IFS2<7> | IEC2<7> | IPC9<14:12> |
| Input Capture 6 | 40 | 000064h | 000164h | IFS2<8> | IEC2<8> | IPC10<2:0> |
| Input Capture 7 | 22 | 000040h | 000140h | IFS1<6> | IEC1<6> | IPC5<10:8> |
| JTAG | 117 | 0000FEh | 0001FEh | IFS7<5> | IEC7<5> | IPC29<6:4> |
| Input Change Notification (ICN) | 19 | 00003Ah | 00013Ah | IFS1<3> | IEC1<3> | IPC4<14:12> |
| LCD Controller | 100 | 0000DCh | 0001DCh | IFS6<4> | IEC6<4> | IPC25<2:0> |
| Low-Voltage Detect (LVD) | 72 | 0000A4h | 0001A4h | IFS4<8> | IEC4<8> | IPC18<2:0> |
| Output Compare 1 | 2 | 000018h | 000118h | IFSO<2> | IEC0<2> | IPC0<10:8> |
| Output Compare 2 | 6 | 000020h | 000120h | IFS0<6> | IEC0<6> | IPC1<10:8> |
| Output Compare 3 | 25 | 000046h | 000146h | IFS1<9> | IEC1<9> | IPC6<6:4> |
| Output Compare 4 | 26 | 000048h | 000148h | IFS1<10> | IEC1<10> | IPC6<10:8> |
| Output Compare 5 | 41 | 000066h | 000166h | IFS2<9> | IEC2<9> | IPC10<6:4> |
| Output Compare 6 | 42 | 000068h | 000168h | IFS2<10> | IEC2<10> | IPC10<10:8> |
| Output Compare 7 | 43 | 00006Ah | 00016Ah | IFS2<11> | IEC2<11> | IPC10<14:12> |
| Enhanced Parallel Master Port (EPMP) | 45 | 00006Eh | 00016Eh | IFS2<13> | IEC2<13> | IPC11<6:4> |
| Real-Time Clock and Calendar (RTCC) | 62 | 000090h | 000190h | IFS3<14> | IEC3<14> | IPC15<10:8> |
| SPI1 Error | 9 | 000026h | 000126h | IFS0<9> | IEC0<9> | IPC2<6:4> |
| SPI1 Event | 10 | 000028h | 000128h | IFS0<10> | IEC0<10> | IPC2<10:8> |
| SPI2 Error | 32 | 000054h | 000154h | IFS2<0> | IEC2<0> | IPC8<2:0> |
| SPI2 Event | 33 | 000056h | 000156h | IFS2<1> | IEC2<1> | IPC8<6:4> |

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

| Interrupt Source | Vector <br> Number | IVT <br> Address | AIVT <br> Address | Interrupt Bit Locations |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Flag | Enable | Priority |
| Timer1 | 3 | 00001Ah | 00011Ah | IFS0<3> | IEC0<3> | IPC0<14:12> |
| Timer2 | 7 | 000022h | 000122h | IFS0<7> | IEC0<7> | IPC1<14:12> |
| Timer3 | 8 | 000024h | 000124h | IFS0<8> | IEC0<8> | IPC2<2:0> |
| Timer4 | 27 | 00004Ah | 00014Ah | IFS1<11> | IEC1<11> | IPC6<14:12> |
| Timer5 | 28 | 00004Ch | 00014Ch | IFS1<12> | IEC1<12> | IPC7<2:0> |
| UART1 Error | 65 | 000096h | 000196h | IFS4<1> | IEC4<1> | IPC16<6:4> |
| UART1 Receiver | 11 | 00002Ah | 00012Ah | IFS0<11> | IEC0<11> | IPC2<14:12> |
| UART1 Transmitter | 12 | 00002Ch | 00012Ch | IFS0<12> | IEC0<12> | IPC3<2:0> |
| UART2 Error | 66 | 000098h | 000198h | IFS4<2> | IEC4<2> | IPC16<10:8> |
| UART2 Receiver | 30 | 000050h | 000150h | IFS1<14> | IEC1<14> | IPC7<10:8> |
| UART2 Transmitter | 31 | 000052h | 000152h | IFS1<15> | IEC1<15> | IPC7<14:12> |
| UART3 Error | 81 | 0000B6h | 0001B6h | IFS5<1> | IEC5<1> | IPC20<6:4> |
| UART3 Receiver | 82 | 0000B8h | 0001B8h | IFS5<2> | IEC5<2> | IPC20<10:8> |
| UART3 Transmitter | 83 | 0000BAh | 0001BAh | IFS5<3> | IEC5<3> | IPC20<14:12> |
| UART4 Error | 87 | 0000C2h | 0001C2h | IFS5<7> | IEC5<7> | IPC21<14:12> |
| UART4 Receiver | 88 | 0000C4h | 0001C4h | IFS5<8> | IEC5<8> | IPC22<2:0> |
| UART4 Transmitter | 89 | 0000C6h | 0001C6h | IFS5<9> | IEC5<9> | IPC22<6:4> |

### 8.3 Interrupt Control and Status Registers

The PIC24FJ128GA310 family of devices implements a total of 43 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC13, ICP15 and ICP16, ICP18 through ICP23, ICP25 and ICP29
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).
The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or an external signal and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.
The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into the Vector Number (VECNUM<6:0>) and the Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.
The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 8-2. For example, the INT0 (External Interrupt 0 ) is shown as having a vector number and a natural order priority of 0 . Thus, the INTOIF status bit is found in IFSO<0>, the INTOIE enable bit in IECO<0> and the INTOIP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user can change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with the $\mathrm{IPL}<2: 0>$ bits, indicate the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test register, INTTREG, which displays the status of the interrupt controller. When an interrupt request occurs, it's associated vector number and the new interrupt
priority level are latched into INTTREG. This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors (such as when ISR remapping is used in bootloader applications) or to check if another interrupt is pending while in an ISR.
All interrupt registers are described in Register 8-1 through Register 8-44 in the succeeding pages.

## REGISTER 8-1: SR: ALU STATUS REGISTER (IN CPU)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DC $^{(1)}$ |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R-0 | R/W-0 | $R / W-0$ | $R / W-0$ | $R / W-0$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IPL2}^{(2,3)}$ | $\mathrm{IPL1}^{(2,3)}$ | $\mathrm{IPLO}^{(2,3)}$ | $\mathrm{RA}^{(1)}$ | $\mathrm{N}^{(\mathbf{1})}$ | $\mathrm{OV}^{(\mathbf{1})}$ | $\mathrm{Z}^{(\mathbf{1})}$ | $\mathrm{C}^{(\mathbf{1})}$ |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-9 Unimplemented: Read as ' 0 '
bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits ${ }^{(2,3)}$
$111=$ CPU interrupt priority level is 7 (15); user interrupts are disabled
$110=$ CPU interrupt priority level is 6 (14)
$101=$ CPU interrupt priority level is 5 (13)
$100=$ CPU interrupt priority level is 4 (12)
011 = CPU interrupt priority level is 3 (11)
$010=$ CPU interrupt priority level is 2 (10)
$001=$ CPU interrupt priority level is 1 (9)
000 = CPU interrupt priority level is 0 (8)
Note 1: See Register 3-1 for the description of the remaining bits (bits 8, 4, 3, 2, 1 and 0 ) that are not dedicated to interrupt control functions.
2: The IPL bits are concatenated with the IPL3 (CORCON<3>) bit to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 $=1$.
3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) $=1$.

## REGISTER 8-2: CORCON: CPU CONTROL REGISTER

| U-0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |  |  |
| - | - | - | - | - | - | - |  |  |
| bit 15 |  |  | bit 8 |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | R-0 | r-1 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | $I P L 3^{(1)}$ | $r$ | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


| bit 15-4 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 3 | IPL3: CPU Interrupt Priority Level Status bit ${ }^{(1)}$ |
|  | $1=$ CPU interrupt priority level is greater than 7 <br>  <br>  <br> bit 2 |
| Reserved: Read as ' 1 ' <br> bit 1-0 | Unimplemented: Read as ' 0 ' |

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits ( $\mathrm{SR}<7: 5>$ ) to form the CPU interrupt priority level; see Register 3-2 for bit description.

## REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NSTDIS | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | R/W-0 | R/O | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | MATHERR | ADDRERR | STKERR | OSCFAIL | - |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | NSTDIS: Interrupt Nesting Disable bit <br> 1 = Interrupt nesting is disabled <br> $0=$ Interrupt nesting is enabled |
| :---: | :---: |
| bit 14-5 | Unimplemented: Read as '0' |
| bit 4 | MATHERR: Arithmetic Error Trap Status bit <br> 1 = Overflow trap has occurred <br> 0 = Overflow trap has not occurred |
| bit 3 | ADDRERR: Address Error Trap Status bit <br> 1 = Address error trap has occurred <br> 0 = Address error trap has not occurred |
| bit 2 | STKERR: Stack Error Trap Status bit <br> 1 = Stack error trap has occurred <br> $0=$ Stack error trap has not occurred |
| bit 1 | OSCFAIL: Oscillator Failure Trap Status bit <br> 1 = Oscillator failure trap has occurred <br> $0=$ Oscillator failure trap has not occurred |

## PIC24FJ128GA310 FAMILY

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2

| R/W-0 | R-0, HSC | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTIVT | DISI | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit
1 = Use Alternate Interrupt Vector Table
0 = Use standard (default) Interrupt Vector Table
bit 14 DISI: DISI Instruction Status bit
1 = DISI instruction is active $0=$ DISI instruction is not active
bit 13-5 Unimplemented: Read as ' 0 '
bit 4 INT4EP: External Interrupt 4 Edge Detect Polarity Select bit 1 = Interrupt on negative edge
$0=$ Interrupt on positive edge
bit 3 INT3EP: External Interrupt 3 Edge Detect Polarity Select bit
$1=$ Interrupt on negative edge
0 = Interrupt on positive edge
bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
$1=$ Interrupt on negative edge
0 = Interrupt on positive edge
bit 1 INT1EP: External Interrupt 1 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
$0=$ Interrupt on positive edge
bit $0 \quad$ INTOEP: External Interrupt 0 Edge Detect Polarity Select bit
1 = Interrupt on negative edge
$0=$ Interrupt on positive edge

REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1IF | SPF1IF | T3IF |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0, R/W-0 R/W-0 <br> T2IF OC2IF IC2IF DMA0IF T1IF OC1IF IC1IF INTOIF <br> bit 7        |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |

## bit $15 \quad$ Unimplemented: Read as ' 0 '

bit 14 ADIIF: A/D Conversion Complete Interrupt Flag Status bit
$1=$ Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 13 DMA1IF: DMA Channel 1 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 12 U1TXIF: UART1 Transmitter Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 11 U1RXIF: UART1 Receiver Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 10 SPI1IF: SPI1 Event Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
bit $9 \quad$ SPF1IF: SPI1 Fault Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $8 \quad$ T3IF: Timer3 Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
bit $7 \quad$ T2IF: Timer2 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 6 OC2IF: Output Compare Channel 2 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $5 \quad$ IC2IF: Input Capture Channel 2 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 4 DMAOIF: DMA Channel 0 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $3 \quad$ T1IF: Timer1 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred

## PIC24FJ128GA310 FAMILY

## REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $0 \quad$ INTOIF: External Interrupt 0 Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred

## REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> - IC7IF - INT1IF CNIF CMIF MI2C1IF SI2C1IF <br> bit 7        |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown $\quad$.

bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit
$1=$ Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 13 INT2IF: External Interrupt 2 Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 12 T5IF: Timer5 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 11 T4IF: Timer4 Interrupt Flag Status bit
$1=$ Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $9 \quad$ OC3IF: Output Compare Channel 3 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 8 DMA2IF: DMA Channel 2 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit $6 \quad$ IC7IF: Input Capture Channel 7 Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $5 \quad$ Unimplemented: Read as ' 0 '
bit 4 INT1IF: External Interrupt 1 Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 3 CNIF: Input Change Notification Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred

## PIC24FJ128GA310 FAMILY

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)
bit 2 CMIF: Comparator Interrupt Flag Status bit
$1=$ Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 1 MI2C1IF: Master I2C1 Event Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit $0 \quad$ SI2C1IF: Slave I2C1 Event Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

| U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | DMA4IF | PMPIF | - | OC7IF | OC6IF | OC5IF | IC6IF |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC5IF | IC4IF | IC3IF | DMA3IF | - | - | SPI2IF | SPF2IF |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14 | DMA4IF: DMA Channel 4 Interrupt Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 13 | PMPIF: Parallel Master Port Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 12 | Unimplemented: Read as ' 0 ' |
| bit 11 | OC7IF: Output Compare Channel 7 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 10 | OC6IF: Output Compare Channel 6 Interrupt Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 9 | OC5IF: Output Compare Channel 5 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 8 | IC6IF: Input Capture Channel 6 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 7 | IC5IF: Input Capture Channel 5 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 6 | IC4IF: Input Capture Channel 4 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 5 | IC3IF: Input Capture Channel 3 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 4 | DMA3IF: DMA Channel 3 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 3-2 | Unimplemented: Read as '0' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2 (CONTINUED)
bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit
1 = Interrupt request has occurred
0 = Interrupt request has not occurred
bit $0 \quad$ SPF2IF: SPI2 Fault Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

| U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | RTCIF | DMA5IF | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | INT4IF | INT3IF | - | - | MI2C2IF | SI2C2IF | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14 | RTCIF: Real-Time Clock/Calendar Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 13 | DMA5IF: DMA Channel 5 Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 12-7 | Unimplemented: Read as '0' |
| bit 6 | INT4IF: External Interrupt 4 Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 5 | INT3IF: External Interrupt 3 Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 4-3 | Unimplemented: Read as ' 0 ' |
| bit 2 | MI2C2IF: Master I2C2 Event Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 1 | SI2C2IF: Slave I2C2 Event Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 0 | Unimplemented: Read as ' 0 ' |

REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | CTMUIF | - | - | - | - | LVDIF |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| - | - | - | - | CRCIF | U2ERIF | U1ERIF | - |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 13 | CTMUIF: CTMU Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 12-9 | Unimplemented: Read as '0' |
| bit 8 | LVDIF: Low-Voltage Detect Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 7-4 | Unimplemented: Read as '0' |
| bit 3 | CRCIF: CRC Generator Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 2 | U2ERIF: UART2 Error Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 1 | U1ERIF: UART1 Error Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 0 | Unimplemented: Read as '0' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | U4TXIF | U4RXIF |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U4ERIF | - | - | - | U3TXIF | U3RXIF | U3ERIF | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown


| bit 15-10 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 9 | U4TXIF: UART4 Transmitter Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 8 | U4RXIF: UART4 Receiver Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 7 | U4ERIF: UART4 Error Interrupt Flag Status bit <br> $1=$ Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 6-4 | Unimplemented: Read as '0' |
| bit 3 | U3TXIF: UART3 Transmitter Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 2 | U3RXIF: UART3 Receiver Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> 0 = Interrupt request has not occurred |
| bit 1 | U3ERIF: UART3 Error Interrupt Flag Status bit <br> 1 = Interrupt request has occurred <br> $0=$ Interrupt request has not occurred |
| bit 0 | Unimplemented: Read as ' 0 ' |

REGISTER 8-11: IFS6: INTERRUPT FLAG STATUS REGISTER 6

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 | bit 8 |  |  |  |  |  |  |
| U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| - | - | - | LCDIF | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-5 Unimplemented: Read as ' 0 '
bit 4 LCDIF: LCD Controller Interrupt Flag Status bit
1 = Interrupt request has occurred $0=$ Interrupt request has not occurred
bit 3-0 Unimplemented: Read as ' 0 '

REGISTER 8-12: IFS7: INTERRUPT FLAG STATUS REGISTER 7

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | JTAGIF | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' = Bit is cleared |$\quad x=$ Bit is unknown $\quad$.

bit 15-6 Unimplemented: Read as ' 0 '
bit 5 JTAGIF: JTAG Controller Interrupt Flag Status bit
1 = Interrupt request has occurred
$0=$ Interrupt request has not occurred
bit 4-0 Unimplemented: Read as ' 0 '

## PIC24FJ128GA310 FAMILY

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1IE | SPF1IE | T3IE |
| bit 15 |  |  |  |  |  |  | bit 8 |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| T2IE | OC2IE | IC2IE | DMAOIE | T1IE | OC1IE | IC1IE | INTOIE |
| bit 7 |  |  |  |  |  |  | bit 0 |
| Legend: |  |  |  |  |  |  |  |
| $\mathrm{R}=$ Readable bit |  | W = Writable bit |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
| -n = Value |  | ' 1 ' = Bit is set |  | ' 0 ' = Bit is cleared |  | $x=$ Bit is unknown |  |


| bit 15 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 14 | DMA1IE: DMA Channel 1 Interrupt Flag Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 13 | AD1IE: A/D Conversion Complete Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 12 | U1TXIE: UART1 Transmitter Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 11 | U1RXIE: UART1 Receiver Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 10 | SPI1IE: SPI1 Transfer Complete Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> 0 = Interrupt request is not enabled |
| bit 9 | SPF1IE: SPI1 Fault Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 8 | T3IE: Timer3 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 7 | T2IE: Timer2 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 6 | OC2IE: Output Compare Channel 2 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 5 | IC2IE: Input Capture Channel 2 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> 0 = Interrupt request is not enabled |
| bit 4 | DMAOIE: DMA Channel 0 Interrupt Flag Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 3 | T1IE: Timer1 Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |

REGISTER 8-13: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)
bit 2 OC1IE: Output Compare Channel 1 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $1 \quad$ IC1IE: Input Capture Channel 1 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $0 \quad$ INTOIE: External Interrupt 0 Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled

## PIC24FJ128GA310 FAMILY

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U2TXIE | U2RXIE | INT2IE $^{(\mathbf{1})}$ | T5IE | T4IE | OC4IE | OC3IE | DMA2IE |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IC7IE | - | INT1IE $^{(1)}$ | CNIE | CMIE | MI2C1IE | SI2C1IE |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit
1 = Interrupt request is enabled $0=$ Interrupt request is not enabled
bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 13 INT2IE: External Interrupt 2 Enable bit ${ }^{(1)}$
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 12 T5IE: Timer5 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 11 T4IE: Timer4 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit
1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit
1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 8 DMA2IE: DMA Channel 2 Interrupt Flag Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit $6 \quad$ IC7IE: Input Capture Channel 7 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $5 \quad$ Unimplemented: Read as ' 0 '
bit $4 \quad$ INT1IE: External Interrupt 1 Enable bit ${ }^{(1)}$
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit $3 \quad$ CNIE: Input Change Notification Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 2 CMIE: Comparator Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $0 \quad$ SI2C1IE: Slave I2C1 Event Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

| U-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | DMA4IE | PMPIE | - | OC7IE | OC6IE | OC5IE | IC6IE |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC5IE | IC4IE | IC3IE | DMA3IE | - | - | SPI2IE | SPF2IE |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as ‘0’ |
| :--- | :--- |
| bit 14 | DMA4IE: DMA Channel 4 Interrupt Flag Enable bit |

1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 13 PMPIE: Parallel Master Port Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 12 Unimplemented: Read as ' 0 '
bit 11 OC7IE: Output Compare Channel 7 Interrupt Enable bit
1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 10 OC6IE: Output Compare Channel 6 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 9 OC5IE: Output Compare Channel 5 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 8 IC6IE: Input Capture Channel 6 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $7 \quad$ IC5IE: Input Capture Channel 5 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $6 \quad$ IC4IE: Input Capture Channel 4 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $5 \quad$ IC3IE: Input Capture Channel 3 Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 4 DMA3IF: DMA Channel 3 Interrupt Flag Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 3-2 Unimplemented: Read as ' 0 '

## REGISTER 8-15: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $0 \quad$ SPF2IE: SPI2 Fault Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled

REGISTER 8-16: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

| U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | RTCIE | DMA5IE | - | - | - | - | - |
| bit 15 5 |  |  | bit 8 |  |  |  |  |


| U-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | INT4IE $^{(\mathbf{1})}$ | INT3IE $^{(\mathbf{1})}$ | - | - | MI2C2IE | SI2C2IE | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}=$ Readable bit | W = Writable bit | U = Unimplemente | as ' 0 ' |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14 | RTCIE: Real-Time Clock/Calendar Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 13 | DMA5IE: DMA Channel 5 Interrupt Flag Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 12-7 | Unimplemented: Read as '0' |
| bit 6 | INT4IE: External Interrupt 4 Enable bit ${ }^{(1)}$ <br> $1=$ Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 5 | INT3IE: External Interrupt 3 Enable bit ${ }^{(1)}$ <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 4-3 | Unimplemented: Read as ' 0 ' |
| bit 2 | MI2C2IE: Master I2C2 Event Interrupt Enable bit <br> $1=$ Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 1 | SI2C2IE: Slave I2C2 Event Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 0 | Unimplemented: Read as ' 0 ' |

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPx or RPIx pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

REGISTER 8-17: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | CTMUIE | - | - | - | - | LVDIE |
| bit 15 |  |  |  |  |  |  |  |
| U-0 U-0 8       <br> - - U-0 - - CRCIE U2ERIE U1ERIE |  |  |  |  |  |  |  |
| bit 7 | - |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13 CTMUIE: CTMU Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 12-9 Unimplemented: Read as ' 0 '
bit 8 LVDIE: Low-Voltage Detect Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 7-4 Unimplemented: Read as ' 0 '
bit 3 CRCIE: CRC Generator Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit 2 U2ERIE: UART2 Error Interrupt Enable bit
1 = Interrupt request is enabled
0 = Interrupt request is not enabled
bit 1 U1ERIE: UART1 Error Interrupt Enable bit
1 = Interrupt request is enabled
$0=$ Interrupt request is not enabled
bit $0 \quad$ Unimplemented: Read as ' 0 '

REGISTER 8-18: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | U4TXIE | U4RXIE |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U4ERIE | - | - | - | U3TXIE | U3RXIE | U3ERIE | - |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |


| bit 15-10 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 9 | U4TXIE: UART4 Transmitter Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 8 | U4RXIE: UART4 Receiver Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 7 | U4ERIE: UART4 Error Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 6-4 | Unimplemented: Read as '0' |
| bit 3 | U3TXIE: UART3 Transmitter Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 2 | U3RXIE: UART3 Receiver Interrupt Enable bit <br> $1=$ Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 1 | U3ERIE: UART3 Error Interrupt Enable bit <br> 1 = Interrupt request is enabled <br> $0=$ Interrupt request is not enabled |
| bit 0 | Unimplemented: Read as '0' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-19: IEC6: INTERRUPT ENABLE CONTROL REGISTER 6

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| - | - | - | LCDIE | - | - | - | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-5 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 4 | LCDIE: LCD Controller Interrupt Enable bit |
|  | $1=$ Interrupt request is enabled |
|  | $0=$ Interrupt request is not enabled |
|  | Unimplemented Read as ' 0 ' |

REGISTER 8-20: IEC7: INTERRUPT ENABLE CONTROL REGISTER 7

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  | bit 8 |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | JTAGIE | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |


| bit 15-6 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 5 | JTAGIE: JATG Interrupt Enable bit |
|  | $1=$ Interrupt request is enabled |
|  | $0=$ Interrupt request is not enabled |
| bit 4-0 | Unimplemented Read as ' 0 ' |

bit 4-0 Unimplemented: Read as ' 0 '

REGISTER 8-21: IPCO: INTERRUPT PRIORITY CONTROL REGISTER 0

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | T1IP2 | T1IP1 | T1IP0 | - | OC1IP2 | OC1IP1 | OC1IP0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| - | IC1IP2 | IC1IP1 | IC1IP0 | - | INTOIP2 | INTOIP1 | INTOIP0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


| bit 15 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 14-12 | T1IP<2:0>: Timer1 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | . |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-4 | IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | INTOIP<2:0>: External Interrupt 0 Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |

## PIC24FJ128GA310 FAMILY

REGISTER 8-22: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | T2IP2 | T2IP1 | T2IP0 | - | OC2IP2 | OC2IP1 | OC2IP0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IC2IP2 | IC2IP1 | IC2IP0 | - | DMA0IP2 | DMAOIP1 | DMA0IP0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14-12 | T2IP<2:0>: Timer2 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | 000 = Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | IC2IP<2:0> : Input Capture Channel 2 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | 000 = Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | DMAOIP<2:0> DMA Channel 0 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - ${ }^{-1}$ |
|  | 001 I Interrupt is Priority 1 |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |

REGISTER 8-23: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U1RXIP2 | U1RXIP1 | U1RXIP0 | - | SPI1IP2 | SPI1IP1 | SPI1IP0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SPF1IP2 | SPF1IP1 | SPF1IP0 | - | T3IP2 | T3IP1 | T3IP0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14-12 | U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> 000 = Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | SPIIIP<2:0>: SPI1 Event Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | SPF1IP<2:0>: SPI1 Fault Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | T3IP<2:0>: Timer3 Interrupt Priority bits <br> 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

## PIC24FJ128GA310 FAMILY

## REGISTER 8-24: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | DMA1IP2 | DMA1IP1 | DMA1IP0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | AD1IP2 | AD1IP1 | AD1IP0 | - | U1TXIP2 | U1TXIP1 | U1TXIP0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 10-8 | DMA1IP<2:0>: DMA Channel 1 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | ( |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | 000 = Interrupt source is disabled |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-4 | AD1IP<2:0>: A/D Conversion Complete Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  |  |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |

REGISTER 8-25: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | CNIP2 | CNIP1 | CNIP0 | - | CMIP2 | CMIP1 | CMIP0 |
| bit 15 |  |  |  |  |  |  |  |
| U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 <br> - MI2C1IP2 MI2C1IP1 MI2C1IP0 - SI2C1IP2 SI2C1IP1 SI2C1IP0 |  |  |  |  |  |  |  |
| bit 7 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


|  | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14-12 | CNIP<2:0>: Input Change Notification Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as '0' |
| bit 10-8 | CMIP<2:0>: Comparator Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | MI2C1IP<2:0>: Master I2C1 Event Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as '0' |
| bit 2-0 | SI2C1IP<2:0>: Slave I2C1 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

## PIC24FJ128GA310 FAMILY

REGISTER 8-26: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | IC7IP2 | IC7IP1 | IC7IP0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| - | - | - | - | - | INT1IP2 | INT1IP1 | INT1IP0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 10-8 | IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits |
|  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
| bit 7-3 | Unimplemented: Read as ‘ 0 ' |
| bit 2-0 | INT1IP<2:0>: External Interrupt 1 Priority bits |
|  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |

REGISTER 8-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | T4IP2 | T4IP1 | T4IP0 | - | OC4IP2 | OC4IP1 | OC4IP0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | OC3IP2 | OC3IP1 | OC3IP0 | - | DMA2IP2 | DMA2IP1 | DMA2IP0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |


| bit 15 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 14-12 | T4IP<2:0>: Timer4 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | OC3IP<2:0> : Output Compare Channel 3 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | - |
|  | - |
|  | 001 = Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | DMA2IP<2:0>: DMA Channel 2 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | , |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | 000 = Interrupt source is disabled |

## PIC24FJ128GA310 FAMILY

REGISTER 8-28: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U2TXIP2 | U2TXIP1 | U2TXIP0 | - | U2RXIP2 | U2RXIP1 | U2RXIP0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | INT2IP2 | INT2IP1 | INT2IP0 | - | T5IP2 | T5IP1 | T5IP0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


|  |  |
| :---: | :---: |
| bit 14-12 | U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | INT2IP<2:0>: External Interrupt 2 Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | T5IP<2:0>: Timer5 Interrupt Priority bits <br> $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

REGISTER 8-29: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |
| U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0 <br> - SPI2IP2 SPI2IP1 SPI2IP0 - SPF2IP2 SPF2IP1 SPF2IP0 <br> bit 7        |  |  |  |  |  |  |  |$.$| bit 0 |
| :--- |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

```
bit 15-7 Unimplemented: Read as '0'
bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits
    111 = Interrupt is Priority 7 (highest priority interrupt)
    •
    •
    -
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
bit 3 Unimplemented: Read as '0'
bit 2-0 SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits
    111 = Interrupt is Priority }7\mathrm{ (highest priority interrupt)
    •
    •
    .
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
```


## PIC24FJ128GA310 FAMILY

REGISTER 8-30: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IC5IP2 | IC5IP1 | IC5IP0 | - | IC4IP2 | IC4IP1 | IC4IP0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | IC3IP2 | IC3IP1 | IC3IP0 | - | DMA3IP2 | DMA3IP1 | DMA3IP0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


|  |  |
| :---: | :---: |
| bit 14-12 | IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-4 | IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as ' 0 ' |
| bit 2-0 | DMA3IP<2:0>: DMA Channel 3 Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

## REGISTER 8-31: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | OC7IP2 | OC7IP1 | OC7IP0 | - | OC6IP2 | OC6IP1 | OC6IP0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| - | OC5IP2 | OC5IP1 | OC5IP0 | - | IC6IP2 | IC6IP1 | IC6IP0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

```
bit 15 Unimplemented: Read as '0'
bit 14-12 OC7IP<2:0>: Output Compare Channel }7\mathrm{ Interrupt Priority bits
    111 = Interrupt is Priority 7 (highest priority interrupt)
    \bullet
    -
    -
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
bit 11 Unimplemented: Read as '0'
bit 10-8 OC6IP<2:0>: Output Compare Channel }6\mathrm{ Interrupt Priority bits
        111 = Interrupt is Priority 7 (highest priority interrupt)
    •
    •
                            -
        001 = Interrupt is Priority 1
        000 = Interrupt source is disabled
bit 7 Unimplemented: Read as '0'
bit 6-4 OC5IP<2:0>: Output Compare Channel 5 Interrupt Priority bits
        111 = Interrupt is Priority 7 (highest priority interrupt)
        •
        •
        •
        001 = Interrupt is Priority 1
        000 = Interrupt source is disabled
bit 3 Unimplemented: Read as ' }0\mathrm{ '
bit 2-0 IC6IP<2:0>: Input Capture Channel 6 Interrupt Priority bits
        111 = Interrupt is Priority 7 (highest priority interrupt)
        •
        -
        001 = Interrupt is Priority 1
        000 = Interrupt source is disabled
```


## PIC24FJ128GA310 FAMILY

REGISTER 8-32: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | DMA4IP2 | DMA4IP1 | DMA4IP0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | PMPIP2 | PMPIP1 | PMPIP0 | - | - | - | - |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 10-8 | DMA4IP<2:0>: DMA Channel 4 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | PMPIP<2:0>: Parallel Master Port Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as ' 0 ' |

REGISTER 8-33: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 10-8 | MI2C2IP<2:0>: Master I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | SI2C2IP<2:0>: Slave I2C2 Event Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> 000 = Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as ' 0 ' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-34: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | INT4IP2 | INT4IP1 | INT4IP0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | INT3IP2 | INT3IP1 | INT3IP0 | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 10-8 | INT4IP<2:0>: External Interrupt 4 Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | . |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | INT3IP<2:0>: External Interrupt 3 Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  |  |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as ' 0 ' |

REGISTER 8-35: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | RTCIP2 | RTCIP1 | RTCIP0 |
| bit 15 8 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | DMA5IP2 | DMA5IP1 | DMA5IP0 | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-11 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 10-8 | RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Priority bits |
|  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ‘ 0 ' |
| bit 6-4 | DMA5IP<2:0>: DMA Channel 5 Interrupt Priority bits |
|  | 111 = Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as ' 0 ' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-36: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | CRCIP2 | CRCIP1 | CRCIP0 | - | U2ERIP2 | U2ERIP1 | U2ERIP0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| - | U1ERIP2 | U1ERIP1 | U1ERIP0 | - | - | - | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


|  |  |
| :---: | :---: |
| bit 14-12 | CRCIP<2:0>: CRC Generator Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as '0' |
| bit 10-8 | U2ERIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | U1ERIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as '0' |

REGISTER 8-37: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | LVDIP2 | LVDIP1 | LVDIP0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

```
bit 15-3 Unimplemented: Read as '0'
bit 2-0 LVDIP<2:0>: Low-Voltage Detect Interrupt Priority bits
    111 = Interrupt is Priority 7 (highest priority interrupt)
    •
```



```
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
```

REGISTER 8-38: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | CTMUIP2 | CTMUIP1 | CTMUIP0 | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' $=$ Bit is cleared |


| bit 15-7 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 6-4 | CTMUIP<2:0>: CTMU Interrupt Priority bits |
|  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as '0' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-39: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U3TXIP2 | U3TXIP1 | U3TXIP0 | - | U3RXIP2 | U3RXIP1 | U3RXIP0 |
| bit 15 |  |  |  |  |  |  |  |
| U-0 R/W-1 R/W-0 R/W-0 U-0 U-0 U-0 <br> U U3ERIP2 U3ERIP1 U3ERIP0 - - - <br> bit 7 U3-0      |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


|  |  |
| :---: | :---: |
| bit 14-12 | U3TXIP<2:0>: UART3 Transmitter Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 11 | Unimplemented: Read as '0' |
| bit 10-8 | U3RXIP<2:0>: UART3 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 7 | Unimplemented: Read as '0' |
| bit 6-4 | U3ERIP<2:0>: UART3 Error Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> 001 = Interrupt is Priority 1 <br> 000 = Interrupt source is disabled |
| bit 3-0 | Unimplemented: Read as '0' |

## REGISTER 8-40: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U4ERIP2 | U4ERIP1 | U4ERIP0 | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-O | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  | bit 0 |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |


| bit 15 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 14-12 | U4ERIP<2:0>: UART4 Error Interrupt Priority bits |
|  | $111=$ Interrupt is Priority 7 (highest priority interrupt) |
|  | - |
|  | - |
|  | $001=$ Interrupt is Priority 1 |
|  | $000=$ Interrupt source is disabled |
| bit 11-0 | Unimplemented: Read as ' 0 ' |

## PIC24FJ128GA310 FAMILY

REGISTER 8-41: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| \begin{tabular}{\|c|c|c|c|c|c|c|}
\hline
\end{tabular} |  |  |  |  |  |  |  |
| bit 7 | U4TXIP2 | U4TXIP1 | U4TXIP0 | - | U4RXIP2 | U4RXIP1 | U4RXIP0 |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


|  | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 6-4 | U4TXIP<2:0>: UART4 Transmitter Interrupt Priority bits $111=$ Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |
| bit 3 | Unimplemented: Read as '0' |
| bit 2-0 | U4RXIP<2:0>: UART4 Receiver Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <br> $001=$ Interrupt is Priority 1 <br> $000=$ Interrupt source is disabled |

REGISTER 8-42: IPC25: INTERRUPT PRIORITY CONTROL REGISTER 25

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  | bit 8 |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | LCDIP2 | LCDIP1 | LCDIP0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

```
bit 15-3 Unimplemented: Read as '0'
bit 2-0 LCDIP<2:0>: LCD Controller Interrupt Priority bits
    1 1 1 = \text { Interrupt is Priority } 7 \text { (highest priority interrupt)}
    •
    •
    0
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
```

REGISTER 8-43: IPC29: INTERRUPT PRIORITY CONTROL REGISTER 29

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-1 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| - | JTAGIP2 | JTAGIP1 | JTAGIP0 | - | - | - | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $\prime 0$ ' = Bit is cleared |

```
bit 15-7 Unimplemented: Read as '0'
bit 6-4 JTAGIP<2:0>: JTAG Interrupt Priority bits
    111 = Interrupt is Priority 7 (highest priority interrupt)
    •
    -
    -
    001 = Interrupt is Priority 1
    000 = Interrupt source is disabled
bit 3-0 Unimplemented: Read as '0'
```


## PIC24FJ128GA310 FAMILY

REGISTER 8-44: INTTREG: INTERRUPT CONTROLLER TEST REGISTER

| R-0, HSC | U-0 | R/W-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPUIRQ | - | VHOLD | - | ILR3 | ILR2 | ILR1 | ILR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | CPUIRQ: Interrupt Request from Interrupt Controller CPU bit |
| :---: | :---: |
|  | ```1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU. This happens when the CPU priority is higher than the interrupt priority \(0=\) No interrupt request is unacknowledged``` |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | VHOLD: Vector Number Capture Configuration bit |
|  | $1=$ The VECNUM bits contain the value of the highest priority pending interrupt <br> $0=$ The VECNUM bits contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending) |
| bit 12 | Unimplemented: Read as ' 0 ' |
| bit 11-8 | ILR<3:0>: New CPU Interrupt Priority Level bits |
|  | $1111=$ CPU interrupt priority level is 15 |
|  | - |
|  | - |
|  | $0001=$ CPU interrupt priority level is 1 |
|  | $0000=$ CPU interrupt priority level is 0 |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-0 | VECNUM<5:0>: Vector Number of Pending Interrupt or Last Acknowledged Interrupt bits |
|  | VHOLD = 1: The VECNUM bits indicate the vector number (from 0 to 118) of the last interrupt to occur <br> VHOLD $=0$ : The VECNUM bits indicate the vector number (from 0 to 118) of the interrupt request currently being handled |

### 8.4 Interrupt Setup Procedures

### 8.4.1 INITIALIZATION

To configure an interrupt source:

1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.
Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.
3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 8.4.2 INTERRUPT SERVICE ROUTINE (ISR)

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved $P C$ value, SRL value and old CPU priority level.

### 8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

### 8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

1. Push the current SR value onto the software stack using the PUSH instruction.
2. Force the CPU to Priority Level 7 by inclusive ORing the value 0Eh with SRL.
To enable user interrupts, the POP instruction may be used to restore the previous SR value.
Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Level 8-15) cannot be disabled.
The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

### 9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual",
"Section 6. Oscillator" (DS39700).
The oscillator system for PIC24FJ128GA310 family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip $4 x$ PLL to boost internal operating frequency on select internal and external oscillator sources
- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware
A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: PIC24FJ128GA310 FAMILY CLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

### 9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCl and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Fast Internal RC (FRC) Oscillator
- Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal $4 x$ PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.
The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

### 9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 29.0 "Special Features" for further details). The Primary Oscillator Configuration bits, POSCMD<1:0> (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC<2:0> (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC Primary Oscillator (FRCDIV) with postscaler is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.
The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

### 9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word $2<7: 6>$ ) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed (' 0 '). The FSCM is enabled only when the FCKSM<1:0> bits are both programmed (' 00 ').

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

| Oscillator Mode | Oscillator Source | POSCMD<1:0> | FNOSC<2:0> | Note |
| :--- | :---: | :---: | :---: | :---: |
| Fast RC Oscillator with Postscaler <br> (FRCDIV) | Internal | 11 | 111 | $\mathbf{1 , 2}$ |
| (Reserved) | Internal | xx | 110 | $\mathbf{1}$ |
| Low-Power RC Oscillator (LPRC) | Internal | 11 | 101 | 1 |
| Secondary (Timer1) Oscillator <br> (SOSC) | Secondary | 11 | 100 | 1 |
| Primary Oscillator (XT) with PLL <br> Module (XTPLL) | Primary | 01 | 011 |  |
| Primary Oscillator (EC) with PLL <br> Module (ECPLL) | Primary | 00 | 011 |  |
| Primary Oscillator (HS) | Primary | 10 | 010 |  |
| Primary Oscillator (XT) | Primary | 01 | 010 |  |
| Primary Oscillator (EC) | Primary | 00 | 001 | 1 |
| Fast RC Oscillator with PLL Module <br> (FRCPLL) | Internal | 11 | 000 | 1 |
| Fast RC Oscillator (FRC) | Internal | 11 |  |  |

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.
2: This is the default oscillator mode for an unprogrammed (erased) device.

### 9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.
The OSCTUN register (Register 9-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12 \%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

## REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

| U-0 | R-0 | R-0 | R-0 | U-0 | R/W-x $\mathbf{x}^{(1)}$ | R/W- ( $^{(1)}$ | R/W-x $\mathbf{x}^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | COSC2 | COSC1 | COSC0 | - | NOSC2 | NOSC1 | NOSC0 |
| bit 15 |  |  |  |  |  |  |  |


| R/SO-0 | R/W-0 | R-0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (3) | U-0 | R/CO-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
| CLKLOCK | IOLOCK $^{(2)}$ | LOCK | - | CF | POSCEN | SOSCEN | OSWEN |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $C O=$ Clearable Only bit | $S O=$ Settable Only bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

## bit 15 Unimplemented: Read as ' 0 '

bit 14-12 COSC<2:0>: Current Oscillator Selection bits
111 = Fast RC Oscillator with Postscaler (FRCDIV)
110 = Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
000 = Fast RC Oscillator (FRC)
bit 11 Unimplemented: Read as ' 0 '
bit 10-8 NOSC<2:0>: New Oscillator Selection bits ${ }^{(1)}$
111 = Fast RC Oscillator with Postscaler (FRCDIV)
110 = Reserved
101 = Low-Power RC Oscillator (LPRC)
100 = Secondary Oscillator (SOSC)
011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
010 = Primary Oscillator (XT, HS, EC)
001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
$000=$ Fast RC Oscillator (FRC)
Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ' once the IOLOCK bit is set, it cannot be cleared.
3: This bit also resets to ' 0 ' during any valid clock switch or whenever a Non-PLL Clock mode is selected.

## PIC24FJ128GA310 FAMILY

## REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

| bit 7 | CLKLOCK: Clock Selection Lock Enabled bit |
| :---: | :---: |
|  | If FSCM is enabled (FCKSM1 = 1): |
|  | 1 = Clock and PLL selections are locked |
|  | $0=$ Clock and PLL selections are not locked and may be modified by setting the OSWEN bit |
|  | If FSCM is disabled (FCKSM1 = 0): |
|  | Clock and PLL selections are never locked and may be modified by setting the OSWEN bit. |
| bit 6 | IOLOCK: I/O Lock Enable bit ${ }^{(2)}$ |
|  | 1 = I/O lock is active |
|  | $0=1 / \mathrm{O}$ lock is not active |
| bit 5 | LOCK: PLL Lock Status bit ${ }^{(3)}$ |
|  | $1=$ PLL module is in lock or PLL module start-up timer is satisfied |
|  | $0=$ PLL module is out of lock, PLL start-up timer is running or PLL is disabled |
| bit 4 | Unimplemented: Read as '0' |
| bit 3 | CF: Clock Fail Detect bit |
|  | $1=\mathrm{FSCM}$ has detected a clock failure |
|  | $0=$ No clock failure has been detected |
| bit 2 | POSCEN: Primary Oscillator Sleep Enable bit |
|  | 1 = Primary oscillator continues to operate during Sleep mode |
|  | 0 = Primary oscillator is disabled during Sleep mode |
| bit 1 | SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit |
|  | 1 = Enable secondary oscillator |
|  | 0 = Disable secondary oscillator |
| bit 0 | OSWEN: Oscillator Switch Enable bit |
|  | 1 = Initiate an oscillator switch to a clock source specified by the NOSC<2:0> bits $0=$ Oscillator switch is complete |

Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is ' 1 ' once the IOLOCK bit is set, it cannot be cleared.
3: This bit also resets to ' 0 ' during any valid clock switch or whenever a Non-PLL Clock mode is selected.

## REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROI | DOZE2 | DOZE1 | DOZE0 | DOZEN $^{(1)}$ | RCDIV2 | RCDIV1 | RCDIV0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 ROI: Recover on Interrupt bit
1 = Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1
$0=$ Interrupts have no effect on the DOZEN bit
bit 14-12 DOZE<2:0>: CPU Peripheral Clock Ratio Select bits

$$
111=1: 128
$$

$$
110=1: 64
$$

$$
101=1: 32
$$

$$
100=1: 16
$$

$$
011=1: 8
$$

$$
010=1: 4
$$

$$
001=1: 2
$$

$$
000=1: 1
$$

bit 11 DOZEN: DOZE Enable bit ${ }^{(1)}$
$1=\mathrm{DOZE}<2: 0>$ bits specify the CPU peripheral clock ratio
$0=$ CPU peripheral clock ratio set to $1: 1$
bit 10-8 RCDIV<2:0>: FRC Postscaler Select bits
$111=31.25 \mathrm{kHz}$ (divide by 256)
$110=125 \mathrm{kHz}$ (divide by 64)
$101=250 \mathrm{kHz}$ (divide by 32)
$100=500 \mathrm{kHz}$ (divide by 16)
$011=1 \mathrm{MHz}$ (divide by 8)
$010=2 \mathrm{MHz}$ (divide by 4)
$001=4 \mathrm{MHz}$ (divide by 2)
$000=8 \mathrm{MHz}$ (divide by 1)
bit 7-0 Unimplemented: Read as ' 0 '
Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

## PIC24FJ128GA310 FAMILY

## REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | TUN5 ${ }^{(1)}$ | TUN4 ${ }^{(1)}$ | TUN3 ${ }^{(1)}$ | TUN2 ${ }^{(1)}$ | TUN1 ${ }^{(1)}$ | TUN0 ${ }^{(1)}$ |
|  |  |  |  |  |  |  | bit |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown


| bit 15-6 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 5-0 | TUN<5:0>: FRC Oscillator Tuning bits ${ }^{(1)}$ |
|  | 011111 = Maximum frequency deviation |
|  | $011110=$ |
|  | - |
|  | - |
|  | $000001=$ |
|  | $000000=$ Center frequency, oscillator is running at factory calibrated frequency $111111=$ |
|  | - |
|  | - |
|  | $\bullet$ |
|  | $100001=$ |
|  | $100000=$ Minimum frequency deviation |

Note 1: Increments or decrements of TUN<5:0> may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

### 9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

### 9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM Configuration bits in CW2 must be programmed to ' 00 '. (Refer to Section 29.1 "Configuration Bits" for further details.) If the FCKSM Configuration bits are unprogrammed (' $1 \times$ '), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.
The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.
The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at ' 0 ' at all times.

### 9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

1. If desired, read the COSCx bits (OSCCON<14:12>) to determine the current oscillator source.
2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits values are transferred to the COSCx bits.
6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

1. Disable interrupts during the OSCCON register unlock and write sequence.
2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
4. Execute the unlock sequence for the OSCCON low byte by writing 46 h and 57 h to OSCCON<7:0> in two back-to-back instructions.
5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
6. Continue to execute code that is not clock-sensitive (optional).
7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
8. Check to see if OSWEN is ' 0 '. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.
The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

## EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

```
;Place the new oscillator selection in W0
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, W1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0
```


### 9.5 Secondary Oscillator (SOSC)

### 9.5.1 BASIC SOSC OPERATION

PIC24FJ128GA310 family devices do not have to set the SOSCEN bit to use the secondary oscillator. Any module requiring the SOSC (such as RTCC, Timer1 or DSWDT) will automatically turn on the SOSC when the clock signal is needed. The SOSC, however, has a long start-up time. To avoid delays for peripheral start-up, the SOSC can be manually started using the SOSCEN bit.
To use the secondary oscillator, the SOSCSEL<1:0> bits (CW3<9:8>) must be configured in an oscillator mode either ' 11 ' or ' 01 '. Setting the SOSCSEL bits to ' 00 ' configures the SOSC pins for Digital mode, enabling digital I/O functionality on the pins. Digital functionality will not be available if the SOSC is configured in either of the oscillator modes.

### 9.5.2 LOW-POWER SOSC OPERATION

The secondary oscillator can operate in two distinct levels of power consumption, based on device configuration. In Low-Power mode, the oscillator operates in a low drive strength, low-power state. By default, the oscillator uses a higher drive strength, and therefore, requires more power. The Secondary Oscillator Mode Configuration bits, SOSCSEL<1:0> (CW3<9:8>), determine the oscillator's power mode. Programming the SOSCSEL bits to ' 01 ' selects low-power operation.
The lower drive strength of this mode makes the SOSC more sensitive to noise and requires a longer start-up time. When Low-Power mode is used, care must be taken in the design and layout of the SOSC circuit to ensure that the oscillator starts up and oscillates properly.

### 9.5.3 EXTERNAL (DIGITAL) CLOCK MODE (SCLKI)

The SOSC can also be configured to run from an external 32 kHz clock source, rather than the internal oscillator. In this mode, also referred to as Digital mode, the clock source provided on the SCLKI pin is used to clock any modules that are configured to use the secondary oscillator. In this mode, the crystal driving circuit is disabled and the SOSCEN bit (OSCCON<1>) has no effect.

### 9.5.4 SOSC LAYOUT CONSIDERATIONS

The pinout limitations on low pin count devices, such as those in the PIC24FJ128GA310 family, may make the SOSC more susceptible to noise than other PIC24FJ devices. Unless proper care is taken in the design and layout of the SOSC circuit, this external noise may introduce inaccuracies into the oscillator's period.

In general, the crystal circuit connections should be as short as possible. It is also good practice to surround the crystal circuit with a ground loop or ground plane. For more information on crystal circuit design, please refer to Section 6 "Oscillator" (DS39700) of the "PIC24F Family Reference Manual". Additional information is also available in these Microchip Application Notes:

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC ${ }^{\circledR}$ and PICmicro ${ }^{\circledR}$ Devices" (DS00826)
- AN849, "Basic PICmicro ${ }^{\circledR}$ Oscillator Design" (DS00849).


### 9.6 Reference Clock Output

In addition to the CLKO output (FOSc/2) available in certain oscillator modes, the device clock in the PIC24FJ128GA310 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.
This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.
The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.
To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT). Otherwise, if the POSCEN bit is also not set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

## REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROEN | - | ROSSLP | ROSEL | RODIV3 | RODIV2 | RODIV1 | RODIV0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15 ROEN: Reference Oscillator Output Enable bit
1 = Reference oscillator is enabled on REFO pin
$0=$ Reference oscillator is disabled
Unimplemented: Read as ' 0 '
bit 14
bit 13
bit 12
bit 11-8
bit 7-0

RODIV<3:0>: Reference Oscillator Divisor Select bits
1111 = Base clock value divided by 32,768
1110 = Base clock value divided by 16,384
$1101=$ Base clock value divided by 8,192
$1100=$ Base clock value divided by 4,096
1011 = Base clock value divided by 2,048
$1010=$ Base clock value divided by 1,024
1001 = Base clock value divided by 512
1000 = Base clock value divided by 256
0111 = Base clock value divided by 128
0110 = Base clock value divided by 64
0101 = Base clock value divided by 32
0100 = Base clock value divided by 16
0011 = Base clock value divided by 8
0010 = Base clock value divided by 4
0001 = Base clock value divided by 2
0000 = Base clock value

NOTES:

### 10.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24FJ devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 57. Power-Saving Features with Vbat" (DS30622).

The PIC24FJ128GA310 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked reduces consumed power.
PIC24FJ128GA310 family devices manage power consumption with five strategies:

- Instruction-Based Power Reduction Modes
- Hardware-Based Power Reduction Features
- Clock Frequency Control
- Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

### 10.1 Overview of Power-Saving Modes

In addition to full-power operation, otherwise known as Run mode, the PIC24FJ128GA310 family of devices offers three Instruction-Based, Power-Saving modes and one Hardware-Based mode:

- Idle
- Sleep (Sleep and Low-Voltage Sleep)
- Deep Sleep
- Vbat (with and without RTCC)

All four modes can be activated by powering down different functional areas of the microcontroller, allowing progressive reductions of operating and Idle power consumption. In addition, three of the modes can be tailored for more power reduction, at a trade-off of some operating features. Table 10-1 lists all of the operating modes, in order of increasing power savings. Table 10-2 summarizes how the microcontroller exits the different modes. Specific information is provided in the following sections.

TABLE 10-1: OPERATING MODES FOR PIC24FJ128GA310 FAMILY DEVICES

| Mode | Entry | Active Systems |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Core | Peripherals | Data RAM Retention | RTCC ${ }^{(1)}$ | DSGPROI <br> DSGPR1 <br> Retention |
| Run (default) | N/A | Y | Y | Y | Y | Y |
| Idle | Instruction | N | Y | Y | Y | Y |
| Sleep: |  |  |  |  |  |  |
| Sleep | Instruction | N | $S^{(2)}$ | Y | Y | Y |
| Low-Voltage Sleep | Instruction + RETEN bit | N | $S^{(2)}$ | Y | Y | Y |
| Deep Sleep: |  |  |  |  |  |  |
| Deep Sleep | Instruction + DSEN bit + | N | N | N | Y | Y |
| VBAT: |  |  |  |  |  |  |
| with RTCC | Hardware | N | N | N | Y | Y |

Note 1: If RTCC is otherwise enabled in firmware.
2: A select peripheral can operate during this mode from LPRC or some external clock.

## PIC24FJ128GA310 FAMILY

TABLE 10-2: EXITING POWER SAVING MODES

| Mode | Exit Conditions |  |  |  |  |  |  |  | Code Execution Resumes ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Interrupts |  | Resets |  |  | RTCC <br> Alarm | WDT | Vdd Restore |  |
|  | All | INT0 | All | POR | $\overline{\text { MCLR }}$ |  |  |  |  |
| Idle | Y | Y | Y | Y | Y | Y | Y | N/A | Next instruction |
| Sleep (all modes) | Y | Y | Y | Y | Y | Y | Y | N/A |  |
| Deep Sleep | N | Y | N | Y | Y | Y | $Y^{(1)}$ | N/A | Reset vector |
| Vbat | N | N | N | N | N | N | N | Y | Reset vector |

Note 1: Deep Sleep WDT.
2: Code execution resumption is also valid for all the exit conditions; for example, a $\overline{M C L R}$ and POR exit will cause code execution from the Reset vector.

### 10.1.1 INSTRUCTION-BASED POWER-SAVING MODES

Three of the power-saving modes are entered through the execution of the PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. Deep Sleep mode stops clock operation, code execution and all peripherals, except RTCC and DSWDT. It also freezes I/O states and removes power to Flash memory and may remove power to SRAM.
The assembly syntax of the PWRSAV instruction is shown in Example 10-1. Sleep and Idle modes are entered directly with a single assembler command. Deep Sleep requires an additional sequence to unlock and enable the entry into Deep Sleep, which is described in Section 10.4.1 "Entering Deep Sleep Mode".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.
To enter Deep Sleep, the DSCON<0> bit should be cleared before setting the DSEN bit,

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".
The features enabled with the low-voltage/retention regulator results in some changes to the way that Sleep mode behaves. See Section 10.3 "Sleep Mode".

### 10.1.1.1 Interrupts Coincident with Power Save Instructions

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep/Deep Sleep or Idle mode has completed. The device will then wake-up from Sleep/Deep Sleep or Idle mode.

## EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

```
// Syntax to enter Sleep mode:
PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
//
//Synatx to enter Idle mode:
PWRSAV #IDLE_MODE ; Put the device into IDLE mode
//
// Syntax to enter Deep Sleep mode:
// First use the unlock sequence to set the DSEN bit (see Example 10-2)
CLR DSCON
CLR DSCON ; (repeat the command)
BSET DSCON, #DSEN ; Enable Deep Sleep
BSET DSCON, #DSEN ; Enable Deep Sleep (repeat the command)
PWRSAV #SLEEP_MODE ; Put the device into Deep SLEEP mode
```


### 10.1.2 HARDWARE-BASED POWER-SAVING MODE

The hardware-based VBat mode does not require any action by the user during code development. Instead, it is a hardware design feature that allows the microcontroller to retain critical data (using the DSGPRn registers) and maintain the RTCC when VDD is removed from the application. This is accomplished by supplying a backup power source to a specific power pin. VBAT mode is described in more detail in Section 10.5 "Vbat Mode".

### 10.1.3 LOW-VOLTAGE/RETENTION REGULATOR

PIC24FJ128GA310 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2 V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.
The low-voltage/retention regulator is only available when Sleep or Deep Sleep modes are invoked. It is controlled by the $\overline{\text { LPCFG }}$ Configuration bit (CW1<10>) and in firmware by the RETEN bit ( $\mathrm{RCON}<12>$ ). $\overline{\text { LPCFG }}$ must be programmed ( $=0$ ) and the RETEN bit must be set (=1) for the regulator to be enabled.

### 10.2 Idle Mode

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.8 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.
The device will wake from Idle mode on any of these events:
- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

### 10.3 Sleep Mode

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT or RTCC, with LPRC as clock source, is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items, such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.
The device will wake-up from Sleep mode on any of these events:
- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

### 10.3.1 LOW-VOLTAGE/RETENTION SLEEP MODE

Low-Voltage/Retention Sleep mode functions as Sleep mode with the same features and wake-up triggers. The difference is that the low-voltage/retention regulator allows core digital logic voltage (VCORE) to drop to 1.2 V nominal. This permits an incremental reduction of power consumption over what would be required if VCORE was maintained at a 1.8 V (minimum) level.

Low-Voltage Sleep mode requires a longer wake-up time than Sleep mode, due to the additional time required to bring VCORE back to 1.8 V (known as TREG). In addition, the use of the low-voltage/retention regulator limits the amount of current that can be sourced to any active peripherals, such as the RTCC/LCD, etc.

## PIC24FJ128GA310 FAMILY

### 10.4 Deep Sleep Mode

Deep Sleep mode provides the lowest levels of power consumption available from the Instruction-Based modes.

Deep Sleep modes have these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Deep Sleep mode if the WDT or RTCC with LPRC as clock source is enabled.
- The dedicated Deep Sleep WDT and BOR systems, if enabled, are used.
- The RTCC and its clock source continue to run, if enabled. All other peripherals are disabled.
Entry into Deep Sleep mode is completely under software control. Exit from the Deep Sleep modes can be triggered from any of the following events:
- POR event
- $\overline{M C L R}$ event
- RTCC alarm (If the RTCC is present)
- External Interrupt 0
- Deep Sleep Watchdog Timer (DSWDT) time-out


### 10.4.1 ENTERING DEEP SLEEP MODE

Deep Sleep mode is entered by setting the DSEN bit in the DSCON register, and then executing a Sleep command (PWRSAV \#SLEEP_MODE) within one instruction cycle, to minimize the chance that Deep Sleep will be spuriously entered.
If the PWRSAV command is not given within one instruction cycle, the DSEN bit will be cleared by the hardware and must be set again by the software before entering Deep Sleep mode. The DSEN bit is also automatically cleared when exiting Deep Sleep mode.

Note: To re-enter Deep Sleep after a Deep Sleep wake-up, allow a delay of at least 3 Tcy after clearing the RELEASE bit.

The sequence to enter Deep Sleep mode is:

1. If the application requires the Deep Sleep WDT, enable it and configure its clock source. For more information on Deep Sleep WDT, see Section 10.4.5 "Deep Sleep WDT".
2. If the application requires Deep Sleep BOR, enable it by programming the DSBOREN Configuration bit (FDS<6>).
3. If the application requires wake-up from Deep Sleep on RTCC alarm, enable and configure the RTCC module. For more information on RTCC, see 22.0 "Real-Time Clock and Calendar (RTCC)".
4. If needed, save any critical application context data by writing it to the DSGPR0 and DSGPR1 registers (optional).
5. Enable Deep Sleep mode by setting the DSEN bit (DSCON<15>).
Note: A repeat sequence is required to set the DSEN bit. The repeat sequence (repeating the instruction twice) is required to write into any of the Deep Sleep registers (DSCON, DSWAKE, DSGPR0, DSGPR1). This is required to avoid the user from entering Deep Sleep by mistake. Any write to these registers has to be done twice to actually complete the write (see Example 10-2).
6. Enter Deep Sleep mode by issuing 3 NOP commands, and then a PWRSAV \#0 instruction.

Any time the DSEN bit is set, all bits in the DSWAKE register will be automatically cleared.

EXAMPLE 10-2: THE REPEAT SEQUENCE

```
Example 1:
mov #8000, w2 ; enable DS
mov w2, DSCON
mov w2, DSCON ; second write required to
actually write to DSCON
Example 2:
bset DSCON, #15
nop
nop
nop
bset DSCON, #15 ; enable DS (two writes required)
```


### 10.4.2 EXITING DEEP SLEEP MODES

Deep Sleep modes exit on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion (' 0 ') of the $\overline{M C L R}$ pin.
- Assertion of the INTO pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level (' 0 ' or ' 1 ') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INTO pin while in Deep Sleep mode.


## Note: Any interrupt pending, when entering Deep Sleep mode, is cleared.

Exiting Deep Sleep generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.
Wake-up events that occur from the time Deep Sleep exits, until the time the POR sequence completes, are not ignored. The DSWAKE register will capture ALL wake-up events, from DSEN set to RELEASE clear.

The sequence for exiting Deep Sleep mode is:

1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
2. To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
3. Determine the wake-up source by reading the DSWAKE register.
4. Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
6. Clear the RELEASE bit (DSCON<0>).

### 10.4.3 SAVING CONTEXT DATA WITH THE DSGPRn REGISTERS

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because Vcore power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.
Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPRO and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

### 10.4.4 I/O PINS IN DEEP SLEEP MODES

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRISx bit set), prior to entry into Deep Sleep, remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRISx bit clear), prior to entry into Deep Sleep, remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LATx bit at the time of entry into Deep Sleep.
Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance, and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>), the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.
This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.
If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released, similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a $\overline{M C L R}$ Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid, and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit ( $\mathrm{OSCCON}<1>$ ) cannot take effect until the RELEASE bit is cleared.
In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

### 10.4.5 DEEP SLEEP WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device WDT need not be enabled for the DSWDT to function. Entry into Deep Sleep modes automatically reset the DSWDT.
The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<4>). The postscaler options are programmed by the DSWDPS<4:0> Configuration bits (FDS $<3: 0>$ ). The minimum time-out period that can be achieved is 1 ms and the maximum is 25.7 days. For more details on the FDS Configuration register and DSWDT configuration options, refer to 29.0 "Special Features".

### 10.4.5.1 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.
Running the RTCC from LPRC will result in a loss of accuracy in the RTCC, of approximately 5 to $10 \%$. If a more accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCOSC Configuration bit (FDS<5>).
Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

### 10.4.6 CHECKING AND CLEARING THE STATUS OF DEEP SLEEP

Upon entry into Deep Sleep mode, the status bit, DPSLP ( $\mathrm{RCON}<10>$ ), becomes set and must be cleared by the software.
On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode, and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set; this is a normal POR.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.


### 10.4.7 POWER-ON RESETS (PORs)

VDD voltage is monitored to produce PORs. Since exiting from Deep Sleep mode functionally looks like a POR, the technique described in Section 10.4.6 "Checking and Clearing the Status of Deep Sleep" should be used to distinguish between Deep Sleep and a true POR event. When a true POR occurs, the entire device, including all Deep Sleep logic (Deep Sleep registers, RTCC, DSWDT, etc.) is reset.

## 10.5 ВАт Mode

This mode represents the lowest power state that the microcontroller can achieve and still resume operation. VBAT mode is automatically triggered when the microcontroller's main power supply on VDD fails. When this happens, the microcontroller's on-chip power switch connects to a back-up power source, such as a battery, supplied to the VBat pin. This maintains a few key systems at an extremely low-power draw until VDD is restored.
The power supplied on VBAT only runs two systems: the RTCC and the Deep Sleep Semaphore registers (DSGPR0 and DSGPR1). To maintain these systems during a sudden loss of VDD, it is essential to connect a power source, other than VdD or AVDd, to the Vbat pin.

When the RTCC is enabled, it continues to operate with the same clock source (SOSC or LPRC) that was selected prior to entering VBAT mode. There is no provision to switch to a lower power clock source after the mode switch.
Since the loss of VDD is usually an unforeseen event, it is recommended that the contents of the Deep Sleep Semaphore registers be loaded with the data to be retained at an early point in code execution.

### 10.5.1 Vbat MODE WITH NO RTCC

By disabling RTCC operation during VBAT mode, power consumption is reduced to the lowest of all power-saving modes. In this mode, only the Deep Sleep Semaphore registers are maintained.

### 10.5.2 WAKE-UP FROM Vbat MODES

When VDD is restored to a device in VBAT mode, it automatically wakes. Wake-up occurs with a POR, after which the device starts executing code from the Reset vector. All SFRs, except the Deep Sleep Semaphores and RTCC registers are reset to their POR values. If the RTCC was not configured to run during VBat mode, it will remain disabled and RTCC will not run. Wake-up timing is similar to that for a normal POR.
To differentiate a wake-up from VBAT mode from other POR states, check the VBAT status bit ( $\mathrm{RCON} 2<0>$ ). If this bit is set while the device is starting to execute the code from Reset vector, it indicates that there has been an exit from VBAT mode. The application must clear the Vbat bit to ensure that future Vbat wake-up events are captured.
If a POR occurs without a power source connected to the Vbat pin, the VBPOR bit ( $\mathrm{RCON} 2<1>$ ) is set. If this bit is set on a POR, it indicates that a battery needs to be connected to the VBat pin.
In addition, if the VBAT power source falls below the level needed for Deep Sleep Semaphore operation while in VBat mode (e.g., the battery has been drained), the VBPOR bit will be set. VBPOR is also set when the microcontroller is powered up the very first time, even if power is supplied to VBat.

With VBPOR set, the user should clear it, and the next time, this bit will only set when Vdd $=0$ and the Vbat pin has gone below level ( $0.4 \mathrm{~V}-0.6 \mathrm{~V}$ ).

### 10.5.3 I/O PINS DURING Vbat MODES

All I/O pins should be maintained at Vss level; no I/O pins should be given VDD (refer to "Absolute Maximum Ratings") during VBAT mode. The only exceptions are the SOSCI and SOSCO pins, which maintain their states if the secondary oscillator is being used as the RTCC clock source. It is the user's responsibility to restore the I/O pins to their proper states, using the TRIS and LAT bits, once VDD has been restored.

### 10.5.4 SAVING CONTEXT DATA WITH THE DSGPRn REGISTERS

As with Deep Sleep mode, all SFRs are reset to their POR values after VDD has been restored. Only the Deep Sleep Semaphore registers are preserved. Applications which require critical data to be saved should save it in DSGPR0 and DSGPR1.

Note: If the VBat mode is not used, the recommendation is to connect the VBAT pin to VDD.
When the Vbat mode is used (connected to the battery), as well as when it is not used, it is always recommended to connect a $0.1 \mu \mathrm{~F}$ capacitor from the VBAT pin to ground. The capacitor should be located very close to the VBat pin.
The BOR should be enabled for the reliable operation of the Vbat.

## PIC24FJ128GA310 FAMILY

## REGISTER 10-1: DSCON: DEEP SLEEP CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSEN | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/C-0, HS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | $r$ | DSBOR $^{(2)}$ | RELEASE |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{C}=$ Clearable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{HS}=$ Hardware Settable bit $\quad \mathrm{r}=$ Reserved bit |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15 DSEN: Deep Sleep Enable bit
1 = Enters Deep Sleep on execution of PWRSAV \#0
0 = Enters normal Sleep on execution of PWRSAV \#0
bit 14-3 Unimplemented: Read as ' 0 '
bit 2 Reserved: Maintain as ' 0 '
bit 1 DSBOR: Deep Sleep BOR Event bit ${ }^{(2)}$
1 = The DSBOR was active and a BOR event was detected during Deep Sleep
0 = The DSBOR was not active or was active but did not detect a BOR event during Deep Sleep
bit $0 \quad$ RELEASE: I/O Pin State Release bit
1 = Upon waking from Deep Sleep, I/O pins maintain their states previous to Deep Sleep entry
$0=$ Release I/O pins from their state previous to Deep Sleep entry, and allow their respective TRIS and LAT bits to control their states

Note 1: All register bits are reset only in the case of a POR event outside of Deep Sleep mode.
2: Unlike all other events, a Deep Sleep BOR event will NOT cause a wake-up from Deep Sleep; this re-arms POR.

REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0, HS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DSINT0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0, HS | U-0 | U-0 | R/W-0, HS | R/W-0, HS | R/W-0, HS | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSFLT | - | - | DSWDT | DSRTCC | DSMCLR | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-9 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 8 | DSINTO: Interrupt-on-Change bit |
|  | 1 = Interrupt-on-change was asserted during Deep Sleep <br> 0 = Interrupt-on-change was not asserted during Deep Sleep |
| bit 7 | DSFLT: Deep Sleep Fault Detected bit |
|  | ```1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corruptedNone``` |
| bit 6-5 | Unimplemented: Read as '0' |
| bit 4 | DSWDT: Deep Sleep Watchdog Timer Time-out bit |
|  | 1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep <br> $0=$ The Deep Sleep Watchdog Timer did not time out during Deep Sleep |
| bit 3 | DSRTCC: Real-Time Clock and Calendar Alarm bit |
|  | 1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep <br> 0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep |
| bit 2 | DSMCLR: $\overline{M C L R}$ Event bit |
|  | 1 = The $\overline{M C L R}$ pin was active and was asserted during Deep Sleep |
|  | $0=$ The $\overline{M C L R}$ pin was not active, or was active, but not asserted during Deep Sleep |
| bit 1-0 | Unimplemented: Read as ' 0 ' |

Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.

## PIC24FJ128GA310 FAMILY

REGISTER 10-3: RCON2: RESET AND SYSTEM CONTROL REGISTER 2

| U-0 | U-O | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |



| Legend: | $\mathrm{CO}=$ Clearable Only bit | $\mathrm{r}=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15-5 Unimplemented: Read as ' 0 '
bit 4 Reserved: Maintain as ' 0 '
bit $3 \quad$ VDDBOR: VDD Brown-out Reset Flag bit ${ }^{(1)}$
1 = A VDD Brown-out Reset has occurred (set by hardware)
$0=$ A VDD Brown-out Reset has not occurred
bit 2 VDDPOR: VDD Power-On Reset Flag bit ${ }^{(1,2)}$
1 = A VDD Power-up Reset has occurred (set by hardware)
0 = A Vdd Power-up Reset has not occurred
bit $1 \quad$ VBPOR: VBPOR Flag bit ${ }^{(1,3)}$
1 = A Vbat POR has occurred (no battery connected to the Vbat pin, or Vbat power below Deep Sleep
Semaphore retention level, set by hardware)
$0=A$ Vbat POR has not occurred
bit 0
VBAT: Vbat Flag bit ${ }^{(1)}$
1 = A POR exit has occurred while power applied to the VBAT pin (set by hardware)
$0=A$ POR exit from VBAT has not occurred
Note 1: This bit is set in hardware only; it can only be cleared in software.
2: Indicates a VDD POR. Setting the POR bit (RCON<0>) indicates a Vcore POR.
3: This bit is set when the device is originally powered up, even if power is present on Vbat. It is recommended that the user clear this flag, and the next time, this bit will only set when the VBAT voltage goes below $0.4-0.6 \mathrm{~V}$ with $\mathrm{VDD}=0$.

### 10.6 Clock Frequency and Clock Switching

In Run and Idle modes, all PIC24FJ devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in 9.0 "Oscillator Configuration".

### 10.7 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.
Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from $1: 1$ to $1: 128$, with $1: 1$ being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 10.8 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.
PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers (XXXMD bits are in PMD1, PMD2, PMD3, PMD4, PMD6, PMD7 registers).

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as the PMD bits are used. Most peripheral modules have an enable bit; exceptions include capture, compare and RTCC.
To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

NOTES:

### 11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 12. "I/O Ports with Peripheral Pin Select (PPS)" (DS39711). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, Vss, $\overline{M C L R}$ and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

### 11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.
All port pins have three registers directly associated with their operation as digital I/O and one register associated with their operation as analog input. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ' 1 ', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the port (PORTx), read the port pins; writes to the port pins, write the latch.
Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs. RC13 and RC14 can be input ports only; they cannot be configured as outputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE


## PIC24FJ128GA310 FAMILY

### 11.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

### 11.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.
The open-drain feature allows the generation of outputs higher than VDD (e.g., 5 V ) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

### 11.2 Configuring Analog Port Pins (ANSx)

The ANSx and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANS bits (see Register 11-1 through Register 11-6), which decides if the pin function should be analog or digital. Refer to Table 11-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.
When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

### 11.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Most input pins are able to handle DC voltages of up to 5.5 V , a level typical for digital logic circuits. However, several pins can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided.
Table 11-2 summarizes the different voltage tolerances. Refer to Section 32.0 "Electrical Characteristics" for more details.

TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

| Pin Function | ANSx Setting | TRISx Setting | Comments |
| :--- | :---: | :---: | :--- |
| Analog Input | 1 | 1 | It is recommended to keep ANSx $=1$. |
| Analog Output | 1 | 1 | It is recommended to keep ANSx $=1$. |
| Digital Input | 0 | 1 | Firmware must wait at least one instruction cycle <br> after configuring a pin as a digital input before a valid <br> input value can be read. |
| Digital Output | 0 | 0 | Make sure to disable the analog output function on <br> the pin if any is present. |

TABLE 11-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

| Port or Pin | Tolerated Input | Description |
| :---: | :---: | :---: |
| PORTA<15:14, 7:0>(1) | 5.5V | Tolerates input levels above VDD; useful for most standard logic. |
| PORTB<15:7, 5:2> |  |  |
| PORTC<3:1> ${ }^{(1)}$ |  |  |
| PORTD<15:8, 5:0> ${ }^{(1)}$ |  |  |
| PORTE<9:8, 4:0> ${ }^{(1)}$ |  |  |
| PORTF<13:12, 8:0> ${ }^{(1)}$ |  |  |
| PORTG<15:12, 9, 6:0> ${ }^{(1)}$ |  |  |
| PORTA<10:9>(1) | VDD | Only VDD input levels are tolerated. |
| PORTB<6, 1:0> |  |  |
| PORTC<15:12, 4> ${ }^{(1)}$ |  |  |
| PORTD<7:6> |  |  |
| PORTE<7:5> ${ }^{(1)}$ |  |  |
| PORTG<8:7> |  |  |

Note 1: Not all of these pins are implemented in 64-pin or 80-pin devices. Refer to Section 1.0 "Device Overview" for a complete description of port pin implementation.

REGISTER 11-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSA7 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| $\mathbf{( 1 )}$ | ANSA6 $^{(\mathbf{1})}$ | - | - | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |


| bit 15-8 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 7-6 | ANSA<7:6>: Analog Function Selection bits ${ }^{(1)}$ |
|  | $1=P$ Pin is configured in Analog mode; $I / O$ port read is disabled <br>  <br>  <br> bit $5-0$ |
|  | Unimplemented: Read as ' 0 ' |

Note 1: These bits are not available in 64-pin and 80-pin devices.

REGISTER 11-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSB15 | ANSB14 | ANSB13 | ANSB12 | ANSB11 | ANSB10 | ANSB9 | ANSB8 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-0 ANSB<15:0>: Analog Function Selection bits
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled

## PIC24FJ128GA310 FAMILY

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | - |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | R/W-1 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | ANSC4 ${ }^{(1)}$ | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15-5 Unimplemented: Read as ' 0 '
bit 4 ANSC4: Analog Function Selection bit ${ }^{(1)}$
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 3-0 Unimplemented: Read as ' 0 '
Note 1: This bit is not available in 64-pin and 80-pin devices.

REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

| U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-1 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | ANSD11 | ANSD10 | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSD7 | ANSD6 | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-12 Unimplemented: Read as ' 0 '
bit 11 ANSD<11:10>: Analog Function Selection bit
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 9-8 Unimplemented: Read as '0'
bit 7-6 ANSD<7:6>: Analog Function Selection bit
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 5-0 Unimplemented: Read as ' 0 '

REGISTER 11-5: ANSE: PORTE ANALOG FUNCTION SELECTION REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | ANSE9 ${ }^{(2)}$ | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSE7 | ANSE6 | ANSE5 | ANSE4 | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-10 Unimplemented: Read as ' 0 '
bit 9 $\quad$ ANSE9: Analog Function Selection bits ${ }^{(2)}$ )
$1=$ Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 8 Unimplemented: Read as ' 0 '
bit 7-4 ANSE<7:4>: Analog Function Selection bits ${ }^{(1)}$
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 3-0 Unimplemented: Read as ' 0 '
Note 1: This register is not available in 64-pin and 80-pin devices.
2: This bit is unimplemented on 64-pin devices. In 80-pin devices, this bit needs to be cleared to get digital functionality on RE9.

## REGISTER 11-6: ANSG: PORTG ANALOG FUNCTION SELECTION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | ANSG9 | ANSG8 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 | U-0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSG7 | ANSG6 | - | - | - | - | - | - |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-10 Unimplemented: Read as ' 0 '
bit 9-6 ANSG<9:6>: Analog Function Selection bits
1 = Pin is configured in Analog mode; I/O port read is disabled
$0=$ Pin is configured in Digital mode; I/O port read is enabled
bit 5-0
Unimplemented: Read as ' 0 '

## PIC24FJ128GA310 FAMILY

### 11.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ128GA310 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode when the clocks are disabled. Depending on the device pin count, there are up to 82 external inputs that may be selected (enabled) for generating an interrupt request on a Change-of-State.

Registers, CNEN1 through CNEN6, contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.
When the internal pull-up is selected, the pin pulls up to VDD - 1.1V (typical). When the internal pull-down is selected, the pin pulls down to Vss.

Note: Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ IN ASSEMBLY

| MOV | $0 x F F 00$, W0 | ; Configure PORTB $<15: 8>$ as inputs |
| :--- | :--- | :--- |
| MOV | W0, TRISB | ; and PORTB $<7: 0>$ as outputs |
| NOP |  | ; Delay 1 cycle |
| BTSS | PORTB, \#13 | ; Next Instruction |

## EXAMPLE 11-2: PORT WRITE/READ IN ‘C’

```
TRISB = 0xFF00; // Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop(); // Delay 1 cycle
If (PORTBbits.RB13){ }; // Next Instruction
```


### 11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.
The Peripheral Pin Select (PPS) feature provides an alternative to these choices by enabling the user's peripheral set selection and its placement on a wide range of $\mathrm{I} / \mathrm{O}$ pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.
The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

### 11.4.1 AVAILABLE PINS

The PPS feature is used with a range of up to 44 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation, "RPn" or "RPIn", in their full pin designation, where " n " is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.
PIC24FJ128GA310 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected. These pins are numbered, RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI43 (or the upper limit for that particular device).
See Table 1-4 for a summary of pinout options in each package offering.

### 11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

PPS is not available for these peripherals:

- $I^{2} C^{\top M}$ (input and output)
- Change notification inputs
- RTCC alarm output(s)
- EPMP signals (input and output)
- LCD signals
- Analog inputs
- INTO

A key difference between pin select and non-pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

### 11.4.2.1 Peripheral Pin Select Function Priority

Pin-selectable peripheral outputs (e.g., OC, UART transmit) will take priority over general purpose digital functions on a pin, such as EPMP and port I/O. Specialized digital outputs (e.g., USB on USB-enabled devices) will take priority over PPS outputs on the same pin. The pin diagrams list peripheral outputs in the order of priority. Refer to them for priority concerns on a particular pin.
Unlike PIC24F devices with fixed peripherals, pin-selectable peripheral inputs will never take ownership of a pin. The pin's output buffer will be controlled by the TRISx setting or by a fixed peripheral on the pin. If the pin is configured in Digital mode then the PPS input will operate correctly. If an analog function is enabled on the pin, the PPS input will be disabled.

### 11.4.3 CONTROLLING PERIPHERAL PIN SELECT

PPS features are controlled through two sets of Special Function Registers (SFRs): one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.
The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

## PIC24FJ128GA310 FAMILY

### 11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-7 through Register 11-26).

Each register contains two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field, with an appropriate 6 -bit value, maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE 11-3: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) ${ }^{(1)}$

| Input Name | Function Name | Register | Function Mapping Bits |
| :---: | :---: | :---: | :---: |
| DSM Modulation Input | MDMIN | RPINR30 | MDMIR<5:0> |
| DSM Carrier 1 Input | MDCIN1 | RPINR31 | MDC1R<5:0> |
| DSM Carrier 2 Input | MDCIN2 | RPINR31 | MDC2R<5:0> |
| External Interrupt 1 | INT1 | RPINR0 | INT1R<5:0> |
| External Interrupt 2 | INT2 | RPINR1 | INT2R<5:0> |
| External Interrupt 3 | INT3 | RPINR1 | INT3R<5:0> |
| External Interrupt 4 | INT4 | RPINR2 | INT4R<5:0> |
| Input Capture 1 | IC1 | RPINR7 | IC1R<5:0> |
| Input Capture 2 | IC2 | RPINR7 | IC2R<5:0> |
| Input Capture 3 | IC3 | RPINR8 | IC3R<5:0> |
| Input Capture 4 | IC4 | RPINR8 | IC4R<5:0> |
| Input Capture 5 | IC5 | RPINR9 | IC5R<5:0> |
| Input Capture 6 | IC6 | RPINR9 | IC6R<5:0> |
| Input Capture 7 | IC7 | RPINR10 | IC7R<5:0> |
| Output Compare Fault A | OCFA | RPINR11 | OCFAR<5:0> |
| Output Compare Fault B | OCFB | RPINR11 | OCFBR<5:0> |
| SPI1 Clock Input | SCK1IN | RPINR20 | SCK1R<5:0> |
| SPI1 Data Input | SDI1 | RPINR20 | SDI1R<5:0> |
| SPI1 Slave Select Input | SS1IN | RPINR21 | SS1R<5:0> |
| SPI2 Clock Input | SCK2IN | RPINR22 | SCK2R<5:0> |
| SPI2 Data Input | SDI2 | RPINR22 | SDI2R<5:0> |
| SPI2 Slave Select Input | SS2IN | RPINR23 | SS2R<5:0> |
| Timer1 External Clock | T1CK | RPINR23 | T1CKR<5:0> |
| Timer2 External Clock | T2CK | RPINR3 | T2CKR<5:0> |
| Timer3 External Clock | T3CK | RPINR3 | T3CKR<5:0> |
| Timer4 External Clock | T4CK | RPINR4 | T4CKR<5:0> |
| Timer5 External Clock | T5CK | RPINR4 | T5CKR<5:0> |
| UART1 Clear To Send | U1CTS | RPINR18 | U1CTSR<5:0> |
| UART1 Receive | U1RX | RPINR18 | U1RXR<5:0> |
| UART2 Clear To Send | $\overline{\text { U2CTS }}$ | RPINR19 | U2CTSR<5:0> |
| UART2 Receive | U2RX | RPINR19 | U2RXR<5:0> |
| UART3 Clear To Send | U3CTS | RPINR21 | U3CTSR<5:0> |
| UART3 Receive | U3RX | RPINR17 | U3RXR<5:0> |
| UART4 Clear To Send | $\overline{\text { U4CTS }}$ | RPINR27 | U4CTSR<5:0> |
| UART4 Receive | U4RX | RPINR27 | U4RXR<5:0> |

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

## PIC24FJ128GA310 FAMILY

### 11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-27 through Register 11-42). The value of the bit field
corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).
Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 11-4: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

| Output Function Number ${ }^{(1)}$ | Function | Output Name |
| :---: | :---: | :---: |
| 0 | NULL ${ }^{(2)}$ | Null |
| 1 | C1OUT | Comparator 1 Output |
| 2 | C2OUT | Comparator 2 Output |
| 3 | U1TX | UART1 Transmit |
| 4 | U1RTS ${ }^{(3)}$ | UART1 Request To Send |
| 5 | U2TX | UART2 Transmit |
| 6 | $\overline{\text { U2RTS }}{ }^{(3)}$ | UART2 Request To Send |
| 7 | SDO1 | SPI1 Data Output |
| 8 | SCK1OUT | SPI1 Clock Output |
| 9 | SS1OUT | SPI1 Slave Select Output |
| 10 | SDO2 | SPI2 Data Output |
| 11 | SCK2OUT | SPI2 Clock Output |
| 12 | SS2OUT | SPI2 Slave Select Output |
| 18 | OC1 | Output Compare 1 |
| 19 | OC2 | Output Compare 2 |
| 20 | OC3 | Output Compare 3 |
| 21 | OC4 | Output Compare 4 |
| 22 | OC5 | Output Compare 5 |
| 23 | OC6 | Output Compare 6 |
| 24 | OC7 | Output Compare 7 |
| 28 | U3TX | UART3 Transmit |
| 29 | $\overline{\text { U3RTS }}{ }^{(3)}$ | UART3 Request To Send |
| 30 | U4TX | UART4 Transmit |
| 31 | $\overline{\text { U4RTS }}{ }^{(3)}$ | UART4 Request To Send |
| 36 | C3OUT | Comparator 3 Output |
| 37 | MDOUT | DSM Modulator Output |
| 38-63 | (unused) | NC |

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.
2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.
3: $\quad \operatorname{IrDA}{ }^{\circledR}$ BCLK functionality uses this output.

## PIC24FJ128GA310 FAMILY

### 11.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention, caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

### 11.4.3.4 Mapping Exceptions for PIC24FJ128GA310 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ128GA310 family devices, the maximum number of remappable pins available is 44 , which includes 12 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 11-5.
When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ128GA310 family devices, this includes all values greater than 43 ('101011').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.


### 11.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock


### 11.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.
To set or clear IOLOCK, a specific command sequence must be executed:

1. Write 46h to $O S C C O N<7: 0>$.
2. Write 57 h to $\mathrm{OSCCON}<7: 0>$.
3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence, followed by an update to all control registers, then locked with a second lock sequence.

### 11.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

### 11.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.
In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

TABLE 11-5: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ128GA310 FAMILY DEVICES

| Device | RP Pins (I/O) |  | RPI Pins |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Total | Unimplemented | Total | Unimplemented |
| PIC24FJXXXGA306 | 29 | RP5, RP15, RP31 | 1 | RPI32-36, RPI38-43 |
| PIC24FJXXXGA308 | 31 | RP15 | 9 | RPI32, RPI39, RPI41 |
| PIC24FJXXXGA310 | 32 | - | 12 | - |

### 11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

## Note: In tying Peripheral Pin Select inputs to RP63, RP63 need not exist on a device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.
Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in ' C ', or another high-level language, the unlock sequence should be performed by writing in-line assembly.
Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.
The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use.

Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation, and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration, or inside the main application routine) depends on the peripheral and its use in the application.
A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 11-3 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS


## EXAMPLE 11-3: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

| // Unlock Registers |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| asm volatile( | "MOV | \#OSCCON, |  | \n" |
|  | "MOV | \#0x46, | w2 | $\backslash \mathrm{n}$ " |
|  | "MOV | \#0x57, | w3 | $\backslash \mathrm{n}$ " |
|  | "MOV.b | w2, |  | ] $n^{\prime \prime}$ |
|  | "MOV.b | w3, |  | ] $\backslash n "$ |
|  | "BCLR | SCCON,\#6") | ; |  |
| // or use C30 built-in macro: |  |  |  |  |
| // __builtin_write_OSCCONL(OSCCON \& 0xbf |  |  |  |  |
| // Configure Input Functions (Table 11-2)) |  |  |  |  |
| // Assign U1RX To Pin RP0 |  |  |  |  |
| RPINR18bits.U1RXR = 0; |  |  |  |  |
| // Assign U1CTS To Pin RP1 |  |  |  |  |
| RPINR18bits.U1CTSR = 1; |  |  |  |  |
| // Configure Output Functions (Table 11-4) |  |  |  |  |
| // Assign U1TX To Pin RP2 |  |  |  |  |
| RPOR1bits.RP2R = 3; |  |  |  |  |
| // Assign U1RTS To Pin RP3 |  |  |  |  |
| RPOR1bits.RP3R = 4; |  |  |  |  |
| // Lock Registers |  |  |  |  |
| asm volatile | ( "MOV | \#OSCCON, |  |  |
|  | "MOV | \#0x46, |  |  |
|  | "MOV | \#0x57, |  | \n" |
|  | "MOV.b | w2, |  | $] \backslash n "$ |
|  | "MOV.b |  | [W1] | $] \backslash n "$ |
|  | "BSET | OSCCON, |  | " ; |
| // or use c30 built-in macro: |  |  |  |  |
| __builtin_write_OSCCONL(OSCCON \| |  |  |  | 0x40) |

## PIC24FJ128GA310 FAMILY

### 11.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ128GA310 family of devices implements a total of 35 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (19)
- Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) $=0$. See Section 11.4.4.1 "Control Register Lock" for a specific command sequence.

## REGISTER 11-7: RPINRO: PERIPHERAL PIN SELECT INPUT REGISTER 0

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT1R5 | INT1R4 | INT1R3 | INT1R2 | INT1R1 | INT1R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT1R<5:0>: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bits
bit 7-0 Unimplemented: Read as ' 0 '

REGISTER 11-8: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT3R5 | INT3R4 | INT3R3 | INT3R2 | INT3R1 | INT3R0 |  |  |  |  |  |  |  |  |
| bit 15 |  |  |  | bit 8 |  |  |  |  |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT2R5 | INT2R4 | INT2R3 | INT2R2 | INT2R1 | INT2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 INT3R<5:0>: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

## REGISTER 11-9: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | INT4R5 | INT4R4 | INT4R3 | INT4R2 | INT4R1 | INT4R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 INT4R<5:0>: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

REGISTER 11-10: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T3CKR5 | T3CKR4 | T3CKR3 | T3CKR2 | T3CKR1 | T3CKR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T2CKR5 | T2CKR4 | T2CKR3 | T2CKR2 | T2CKR1 | T2CKR0 |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T3CKR<5:0>: Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 T2CKR<5:0>: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA310 FAMILY

REGISTER 11-11: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T5CKR5 | T5CKR4 | T5CKR3 | T5CKR2 | T5CKR1 | T5CKR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |  |
| - | - | T4CKR5 | T4CKR4 | T4CKR3 | T4CKR2 | T4CKR1 | T4CKR0 |  |
| bit 7 |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T5CKR<5:0>: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 T4CKR<5:0>: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

REGISTER 11-12: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC2R5 | IC2R4 | IC2R3 | IC2R2 | IC2R1 | IC2R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC1R5 | IC1R4 | IC1R3 | IC1R2 | IC1R1 | IC1R0 |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemente | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=\mathrm{Bit}$ is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC2R<5:0>: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC1R<5:0>: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

REGISTER 11-13: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC4R5 | IC4R4 | IC4R3 | IC4R2 | IC4R1 | IC4R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC3R5 | IC3R4 | IC3R3 | IC3R2 | IC3R1 | IC3R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC4R<5:0>: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC3R<5:0>: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

REGISTER 11-14: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC6R5 | IC6R4 | IC6R3 | IC6R2 | IC6R1 | IC6R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | IC5R5 | IC5R4 | IC5R3 | IC5R2 | IC5R1 | IC5R0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 IC6R<5:0>: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 IC5R<5:0>: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA310 FAMILY

REGISTER 11-15: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| - | - | IC7R5 | IC7R4 | IC7R3 | IC7R2 | IC7R1 | IC7R0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 IC7R<5:0>: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

REGISTER 11-16: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCFBR5 | OCFBR4 | OCFBR3 | OCFBR2 | OCFBR1 | OCFBR0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCFAR5 | OCFAR4 | OCFAR3 | OCFAR2 | OCFAR1 | OCFAR0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | s ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 OCFBR<5:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

REGISTER 11-17: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U3RXR5 | U3RXR4 | U3RXR3 | U3RXR2 | U3RXR1 | U3RXR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as ‘ 0 ' |
| :--- | :--- |
| bit 13-8 | U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits |
| bit 7-0 | Unimplemented: Read as ‘ 0 ' |

REGISTER 11-18: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U1CTSR5 | U1CTSR4 | U1CTSR3 | U1CTSR2 | U1CTSR1 | U1CTSR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U1RXR5 | U1RXR4 | U1RXR3 | U1RXR2 | U1RXR1 | U1RXR0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown $\quad$.

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U1CTSR<5:0>: Assign UART1 Clear to Send (U1CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U1RXR<5:0>: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA310 FAMILY

REGISTER 11-19: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U2CTSR5 | U2CTSR4 | U2CTSR3 | U2CTSR2 | U2CTSR1 | U2CTSR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U2RXR5 | U2RXR4 | U2RXR3 | U2RXR2 | U2RXR1 | U2RXR0 |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U2CTSR<5:0>: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U2RXR<5:0>: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-20: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

| U-0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| bit 15 | SCK1R5 | SCK1R4 | SCK1R3 | SCK1R2 | SCK1R1 | SCK1R0 |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SDI1R5 | SDI1R4 | SDI1R3 | SDI1R2 | SDI1R1 | SDI1R0 |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 SCK1R<5:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI1R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 11-21: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U3CTSR5 | U3CTSR4 | U3CTSR3 | U3CTSR2 | U3CTSR1 | U3CTSR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SS1R5 | SS1R4 | SS1R3 | SS1R2 | SS1R1 | SS1R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U3CTSR<5:0>: Assign UART3 Clear to Send (U3CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SS1R<5:0>: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-22: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 T1CKR<5:0>: Assign Timer1External Clock (T1CK) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SDI2R<5:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA310 FAMILY

REGISTER 11-23: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SS2R5 | SS2R4 | SS2R3 | SS2R2 | SS2R1 | SS2R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 ’
bit 13-8 T1CKR<5:0>:
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 SS2R<5:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 11-24: RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27

| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U4CTSR5 | U4CTSR4 | U4CTSR3 | U4CTSR2 | U4CTSR1 | U4CTSR0 |  |  |  |  |  |  |  |  |
| bit 15 |  |  |  |  | bit 8 |  |  |  |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | U4RXR5 | U4RXR4 | U4RXR3 | U4RXR2 | U4RXR1 | U4RXR0 |  |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  | bit 0 |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 U4CTSR<5:0>: Assign UART4 Clear-to-send Input (U4CTS) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 U4RXR<5:0>: Assign UART4 Receive Input (U4RX) to Corresponding RPn or RPIn Pin bits

REGISTER 11-25: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | MDMIR5 | MDMIR4 | MDMIR3 | MDMIR2 | MDMIR1 | MDMIR0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 MDMIR<5:0>: Assign TX Modulation Input (MDMI) to Corresponding RPn or RPIn Pin bits

REGISTER 11-26: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

| U-0 |  |  |  |  |  |  |  |  | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | MDC2R5 | MDC2R4 | MDC2R3 | MDC2R2 | MDC2R1 | MDC2R0 |  |  |  |  |  |  |  |  |
| bit 15 |  |  |  | bit 8 |  |  |  |  |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | MDC1R5 | MDC1R4 | MDC1R3 | MDC1R2 | MDC21R1 | MDC1R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad x=$ Bit is unknown $\quad$.

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 MDC2R<5:0>: Assign TX Carrier 2 Input (MDCIN2) to Corresponding RPn or RPIn Pin bits
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 MDC1R<5:0>: Assign SPI3 Data Input (MDCIN1) to Corresponding RPn or RPIn Pin bits

## PIC24FJ128GA310 FAMILY

REGISTER 11-27: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP1R5 | RP1R4 | RP1R3 | RP1R2 | RP1R1 | RP1R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP0R5 | RP0R4 | RP0R3 | RP0R2 | RP0R1 | RP0R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP1R<5:0>: RP1 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP1 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP0R<5:0>: RP0 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RPO (see Table 11-4 for peripheral function numbers).

REGISTER 11-28: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP3R5 | RP3R4 | RP3R3 | RP3R2 | RP3R1 | RP3R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP2R5 | RP2R4 | RP2R3 | RP2R2 | RP2R1 | RP2R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP3R<5:0>: RP3 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP3 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP2R<5:0>: RP2 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP2 (see Table 11-4 for peripheral function numbers).

REGISTER 11-29: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP5R5 ${ }^{(1)}$ | RP5R4 ${ }^{(1)}$ | RP5R3 ${ }^{(1)}$ | RP5R2 ${ }^{(1)}$ | RP5R1 ${ }^{(1)}$ | RP5R0 ${ }^{(1)}$ |
| bit $15 \times$ bit 8 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP4R5 | RP4R4 | RP4R3 | RP4R2 | RP4R1 | RP4R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

```
bit 15-14 Unimplemented: Read as '0'
bit 13-8 RP5R<5:0>: RP5 Output Pin Mapping bits (1)
    Peripheral output number n is assigned to pin, RP5 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as '0'
bit 5-0 RP4R<5:0>: RP4 Output Pin Mapping bits
    Peripheral output number n is assigned to pin, RP4 (see Table 11-4 for peripheral function numbers).
```

Note 1: These bits are unimplemented in 64-pin devices; read as ' 0 '.

REGISTER 11-30: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP7R5 | RP7R4 | RP7R3 | RP7R2 | RP7R1 | RP7R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP6R5 | RP6R4 | RP6R3 | RP6R2 | RP6R1 | RP6R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP7R<5:0>: RP7 Output Pin Mapping bits
Peripheral output number $n$ is assigned to pin, RP7 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP6R<5:0>: RP6 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP6 (see Table 11-4 for peripheral function numbers).

## PIC24FJ128GA310 FAMILY

REGISTER 11-31: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP9R5 | RP9R4 | RP9R3 | RP9R2 | RP9R1 | RP9R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP8R5 | RP8R4 | RP8R3 | RP8R2 | RP8R1 | RP8R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP9R<5:0>: RP9 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP9 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP8R<5:0>: RP8 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP8 (see Table 11-4 for peripheral function numbers).

REGISTER 11-32: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP11R5 | RP11R4 | RP11R3 | RP11R2 | RP11R1 | RP11R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP10R5 | RP10R4 | RP10R3 | RP10R2 | RP10R1 | RP10R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


| bit 15-14 Unimplemented: Read as ' 0 ' <br> bit 13-8 RP11R<5:0>: RP11 Output Pin Mapping bits |  |
| :--- | :--- |
|  | Peripheral output number n is assigned to pin, RP11 (see Table 11-4 for peripheral function numbers). <br> bit 7-6 |
| Unimplemented: Read as ' 0 ' |  |
| bit 5-0 | RP10R<5:0>: RP10 Output Pin Mapping bits |

REGISTER 11-33: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP13R5 | RP13R4 | RP13R3 | RP13R2 | RP13R1 | RP13R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP12R5 | RP12R4 | RP12R3 | RP12R2 | RP12R1 | RP12R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

\(\left.$$
\begin{array}{ll}\begin{array}{l}\text { bit 15-14 }\end{array}
$$ \& Unimplemented: Read as ' 0 ' <br>

bit 13-8 \& RP13R<5:0>: RP13 Output Pin Mapping bits\end{array}\right]\)|  | Peripheral output number n is assigned to pin, RP13 (see Table 11-4 for peripheral function numbers). |
| :--- | :--- |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP12R<5:0>: RP12 Output Pin Mapping bits |

REGISTER 11-34: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP15R5 ${ }^{(1)}$ | RP15R4 ${ }^{(1)}$ | RP15R3 ${ }^{(1)}$ | RP15R2 ${ }^{(1)}$ | RP15R1 ${ }^{(1)}$ | RP15R0 ${ }^{(1)}$ |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP14R5 | RP14R4 | RP14R3 | RP14R2 | RP14R1 | RP14R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | RP15R<5:0>: RP15 Output Pin Mapping bits ${ }^{(\mathbf{1})}$ |
|  | Peripheral output number $n$ is assigned to pin, RP0 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP14R<5:0>: RP14 Output Pin Mapping bits |

Note 1: These bits are unimplemented in 64-pin devices; read as ' 0 '.

## PIC24FJ128GA310 FAMILY

## REGISTER 11-35: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP17R5 | RP17R4 | RP17R3 | RP17R2 | RP17R1 | RP17R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP16R5 | RP16R4 | RP16R3 | RP16R2 | RP16R1 | RP16R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP17R<5:0>: RP17 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP17 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP16R<5:0>: RP16 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP16 (see Table 11-4 for peripheral function numbers).

REGISTER 11-36: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP19R5 | RP19R4 | RP19R3 | RP19R2 | RP19R1 | RP19R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP18R5 | RP18R4 | RP18R3 | RP18R2 | RP18R1 | RP18R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

\(\left.\begin{array}{ll}bit 15-14 \& Unimplemented: Read as ' 0 ' <br>

bit 13-8 \& RP19R<5:0>: RP19 Output Pin Mapping bits\end{array}\right]\)|  | Peripheral output number $n$ is assigned to pin, RP19 (see Table 11-4 for peripheral function numbers). |
| :--- | :--- |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP18R<5:0>: RP18 Output Pin Mapping bits <br> Peripheral output number $n$ is assigned to pin, RP18 (see Table 11-4 for peripheral function numbers). |

REGISTER 11-37: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP21R5 | RP21R4 | RP21R3 | RP21R2 | RP21R1 | RP21R0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP20R5 | RP20R4 | RP20R3 | RP20R2 | RP20R1 | RP20R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | RP21R<5:0>: RP21 Output Pin Mapping bits |
|  | Peripheral output number n is assigned to pin, RP21 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP20R<5:0>: RP20 Output Pin Mapping bits |
|  | Peripheral output number $n$ is assigned to pin, RP20 (see Table 11-4 for peripheral function numbers). |

REGISTER 11-38: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP23R5 | RP23R4 | RP23R3 | RP23R2 | RP23R1 | RP23R0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP22R5 | RP22R4 | RP22R3 | RP22R2 | RP22R1 | RP22R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


| bit 15-14 Unimplemented: Read as '0' <br> bit 13-8 RP23R<5:0>: RP23 Output Pin Mapping bits |  |
| :--- | :--- |
|  | Peripheral output number n is assigned to pin, RP23 (see Table 11-4 for peripheral function numbers). <br> bit 7-6 |
| Unimplemented: Read as '0' |  |
| bit 5-0 | RP22R<5:0>: RP22 Output Pin Mapping bits |

## PIC24FJ128GA310 FAMILY

REGISTER 11-39: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP25R5 | RP25R4 | RP25R3 | RP25R2 | RP25R1 | RP25R0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP24R5 | RP24R4 | RP24R3 | RP24R2 | RP24R1 | RP24R0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP25R<5:0>: RP25 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP25 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP24R<5:0>: RP24 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP24 (see Table 11-4 for peripheral function numbers).

REGISTER 11-40: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP27R5 | RP27R4 | RP27R3 | RP27R2 | RP27R1 | RP27R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP26R5 | RP26R4 | RP26R3 | RP26R2 | RP26R1 | RP26R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemen | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=B$ |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP27R<5:0>: RP27 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP27 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP26R<5:0>: RP26 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP26 (see Table 11-4 for peripheral function numbers).

REGISTER 11-41: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP29R5 | RP29R4 | RP29R3 | RP29R2 | RP29R1 | RP29R0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP28R5 | RP28R4 | RP28R3 | RP28R2 | RP28R1 | RP28R0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | 0 ' $=$ Bit is cleared |


| bit 15-14 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 13-8 | RP29R<5:0>: RP29 Output Pin Mapping bits |
|  | Peripheral output number n is assigned to pin, RP29 (see Table 11-4 for peripheral function numbers). |
| bit 7-6 | Unimplemented: Read as ' 0 ' |
| bit 5-0 | RP28R<5:0>: RP28 Output Pin Mapping bits <br>  |

REGISTER 11-42: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP31R5 ${ }^{(1)}$ | RP31R4 ${ }^{(1)}$ | RP31R3 ${ }^{(1)}$ | RP31R2 ${ }^{(1)}$ | RP31R1 ${ }^{(1)}$ | RP31R0 ${ }^{(1)}$ |
| bit 15 bit 8 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | RP30R5 | RP30R4 | RP30R3 | RP30R2 | RP30R1 | RP30R0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 RP31R<5:0>: RP31 Output Pin Mapping bits ${ }^{(\mathbf{1})}$
Peripheral output number $n$ is assigned to pin, RP31 (see Table 11-4 for peripheral function numbers).
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 RP30R<5:0>: RP30 Output Pin Mapping bits
Peripheral output number n is assigned to pin, RP30 (see Table 11-4 for peripheral function numbers).
Note 1: These bits are unimplemented in 64-pin and 80 -pin devices; read as ' 0 '.

NOTES:

### 12.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer1 module is a 16 -bit timer, which can serve as the time counter for the Real-Time Clock (RTC) or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 presents a block diagram of the 16-bit timer module.
To configure Timer1 for operation:

1. Set the TON bit (= 1).
2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS, TECS and TGATE bits.
4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
5. Load the timer period value into the PR1 register.
6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, $\mathrm{T} 1 \mathrm{IP}<2: 0>$, to set the interrupt priority.

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

## REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TON | - | TSIDL | - | - | - | TIECS1 | TIECS0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | U-0 |
| - | TGATE | TCKPS1 | TCKPS0 | - | TSYNC | TCS | - |
| bit 7 bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown


| bit 15 | TON: Timer1 On bit |
| :--- | :--- |
|  | $1=$ Starts 16-bit Timer1 |
|  | $0=$ Stops 16-bit Timer1 |

bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
$0=$ Continue module operation in Idle mode
bit 12-10
Unimplemented: Read as ' 0 '
bit 9-8 TIECS<1:0>: Timer1 Extended Clock Source Select bits (selected when TCS = 1)
11 = Unimplemented, do not use
$10=$ LPRC Oscillator
01 = T1CK external clock input
00 = SOSC
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit
When TCS = 1 :
This bit is ignored.
When TCS = 0:
$1=$ Gated time accumulation is enabled
$0=$ Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits
$11=1: 256$
$10=1: 64$
$01=1: 8$
$00=1: 1$
bit $3 \quad$ Unimplemented: Read as ' 0 '
bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit
When TCS = 1:
1 = Synchronize external clock input
$0=$ Do not synchronize external clock input
When TCS = 0 :
This bit is ignored.
bit 1 TCS: Timer1 Clock Source Select bit
1 = Extended clock selected by the timer
0 = Internal clock (Fosc/2)
bit $0 \quad$ Unimplemented: Read as ' 0 '
Note 1: Changing the value of T1CON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.

### 13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 14. "Timers" (DS39704). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer $4 / 5$ modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.
As 32 -bit timers, Timer2/3 and Timer $4 / 5$ can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)
Individually, all four of the 16 -bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.
For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.
Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:

1. Set the T 32 or T 45 bit ( $\mathrm{T} 2 \mathrm{CON}<3>$ or $\mathrm{T} 4 \mathrm{CON}<3>=1$ ).
2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (Isw).
5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or $\mathrm{T} 5 \mathrm{IP}<2: 0>$, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

1. Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
4. Load the timer period value into the $P R x$ register.
5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
6. Set the TON $(T x C O N<15>=1)$ bit.

## PIC24FJ128GA310 FAMILY

FIGURE 13-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM


FIGURE 13-2:
TIMER2 AND TIMER4 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM


Note 1: The timer clock input must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

REGISTER 13-1: TXCON: TIMER2 AND TIMER4 CONTROL REGISTER ${ }^{(3)}$


| bit 15 | TON: Timerx On bit |
| :---: | :---: |
|  | When TxCON<3> = 1: |
|  | 1 = Starts 32-bit Timerx/y |
|  | $0=$ Stops 32-bit Timerx/y |
|  | When TxCON<3> = 0: |
|  | 1 = Starts 16-bit Timerx |
|  | 0 = Stops 16-bit Timerx |
| bit 14 | Unimplemented: Read as ' 0 ' |
| bit 13 | TSIDL: Stop in Idle Mode bit |
|  | 1 = Discontinue module operation when device enters Idle mode <br> $0=$ Continue module operation in Idle mode |
| bit 12-7 | Unimplemented: Read as '0' |
| bit 6 | TGATE: Timerx Gated Time Accumulation Enable bit |
|  | When TCS = 1: |
|  | This bit is ignored. |
|  | When TCS = 0: |
|  | 1 = Gated time accumulation is enabled |
|  | $0=$ Gated time accumulation is disabled |
| bit 5-4 | TCKPS<1:0>: Timerx Input Clock Prescale Select bits |
|  | $11=1: 256$ |
|  | $10=1: 64$ |
|  | $01=1: 8$ |
|  | $00=1: 1$ |
| bit 3 | T32: 32-Bit Timer Mode Select bit ${ }^{(1)}$ |
|  | 1 = Timerx and Timery form a single 32-bit timer |
|  | $0=$ Timerx and Timery act as two 16-bit timers |
|  | In 32-bit mode, T3CON control bits do not affect 32-bit timer operation. |
| bit 2 | Unimplemented: Read as '0' |
| bit 1 | TCS: Timerx Clock Source Select bit ${ }^{(2)}$ |
|  | $1=$ External clock is from pin, TxCK (on the rising edge) <br> 0 = Internal clock (Fosc/2) |
| bit 0 | Unimplemented: Read as '0' |

Note 1: In T4CON, the T45 bit is implemented instead of T32 to select 32-bit mode. In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.
2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
3: Changing the value of TxCON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.

REGISTER 13-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER ${ }^{(3)}$

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TON ${ }^{(1)}$ | - | TSIDL ${ }^{(1)}$ | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | U-0 |
| - | TGATE ${ }^{(1)}$ | TCKPS1 ${ }^{(1)}$ | TCKPS0 ${ }^{(1)}$ | - | - | TCS ${ }^{(1,2)}$ | - |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit $15 \quad$ TON: Timery On bit ${ }^{(1)}$
1 = Starts 16-bit Timery
0 = Stops 16-bit Timery
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit ${ }^{(1)}$
$1=$ Discontinue module operation when device enters Idle mode
$0=$ Continue module operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 TGATE: Timery Gated Time Accumulation Enable bit ${ }^{(1)}$
When TCS = 1 :
This bit is ignored.
When TCS = 0 :
$1=$ Gated time accumulation is enabled
$0=$ Gated time accumulation is disabled
bit 5-4 TCKPS<1:0>: Timery Input Clock Prescale Select bits ${ }^{(\mathbf{1})}$
$11=1: 256$
$10=1: 64$
$01=1: 8$
$00=1: 1$
bit 3-2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timery Clock Source Select bit ${ }^{(1,2)}$
1 = External clock from pin, TyCK (on the rising edge)
0 = Internal clock (Fosc/2)
bit $0 \quad$ Unimplemented: Read as ' 0 '
Note 1: When 32-bit operation is enabled ( $\mathrm{T} 2 \mathrm{CON}<3>$ or $\mathrm{T} 4 \mathrm{CON}<3>=1$ ), these bits have no effect on Timery operation; all timer functions are set through T2CON and T4CON.
2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: Changing the value of TyCON while the timer is running ( $\mathrm{TON}=1$ ) causes the timer prescale counter to reset and is not recommended.

NOTES:

### 14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 34. "Input Capture with Dedicated Timer" (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family contain seven independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.
Key features of the input capture module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter
The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.


### 14.1 General Operating Modes

### 14.1.1 SYNCHRONOUS AND TRIGGER MODES

When the input capture module operates in a Free-Running mode, the internal 16 -bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.
In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.
Standard, free-running operation is selected by setting the SYNCSEL bits (ICxCON2<4:0>) to ' 00000 ' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.
When the SYNCSEL bits are set to ' 00000 ' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).

## FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM



Note 1: The ICx inputs must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

### 14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32 -bit register pairs and the even module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.
Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

### 14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every $4^{\text {th }}$ or $16^{\text {th }}$ ). Interrupts can be independently configured to generate on each event or a subset of events.
To set up the module for capture operations:

1. Configure the ICx input for one of the available Peripheral Pin Select pins.
2. If Synchronous mode is to be used, disable the sync source before proceeding.
3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
6. Set the ICl bits (ICxCON1<6:5>) to the desired interrupt frequency
7. Select Synchronous or Trigger mode operation:
a) Check that the SYNCSEL bits are not set to ‘00000'.
b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
9. Enable the selected sync/trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

1. Set the IC32 bits for both modules (ICyCON2<8>) and (ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL bits settings.
3. Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
4. Use the odd module's ICI bits (ICxCON1<6:5>) to set the desired interrupt frequency.
5. Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
6. Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the sync/trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to ' 0 '.
For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

## REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | ICSIDL | ICTSEL2 | ICTSEL1 | ICTSEL0 | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-0 | R/W-0 | R-0, HSC | R-0, HSC | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | ICI1 | ICI0 | ICOV | ICBNE | ICM $^{(\mathbf{1})}$ | $I^{(C M 1} 1^{(1)}$ | ICM $^{(1)}$ |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-14 Unimplemented: Read as ' 0 '
bit 13 ICSIDL: Input Capture $x$ Module Stop in Idle Control bit
1 = Input capture module Halts in CPU Idle mode
$0=$ Input capture module continues to operate in CPU Idle mode
bit 12-10 ICTSEL<2:0>: Input Capture Timer Select bits
111 = System clock (Fosc/2)
110 = Reserved
$101=$ Reserved
$100=$ Timer 1
011 = Timer5
$010=$ Timer4
$001=$ Timer2
$000=$ Timer3
bit 9-7 Unimplemented: Read as ' 0 '
bit 6-5 $\quad \mathbf{I C l}<1: 0>$ : Select Number of Captures per Interrupt bits
11 = Interrupt on every fourth capture event
$10=$ Interrupt on every third capture event
01 = Interrupt on every second capture event
00 = Interrupt on every capture event
bit 4 ICOV: Input Capture $\times$ Overflow Status Flag bit (read-only)
1 = Input capture overflow has occurred
$0=$ No input capture overflow has occurred
bit 3 ICBNE: Input Capture x Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
$0=$ Input capture buffer is empty
bit 2-0 ICM<2:0>: Input Capture Mode Select bits ${ }^{(1)}$
111 = Interrupt mode: input capture functions as an interrupt pin only when the device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable)
$110=$ Unused (module is disabled)
101 = Prescaler Capture mode: capture on every $16^{\text {th }}$ rising edge
$100=$ Prescaler Capture mode: capture on every $4^{\text {th }}$ rising edge
011 = Simple Capture mode: capture on every rising edge
010 = Simple Capture mode: capture on every falling edge
001 = Edge Detect Capture mode: capture on every edge (rising and falling); $I C I<1: 0>$ bits do not control interrupt generation for this mode
$000=$ Input capture module is turned off
Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## PIC24FJ128GA310 FAMILY

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | IC32 |
| bit 15 |  | bit 8 |  |  |  |  |  |


| R/W-0 | R/W-0 HS | U-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICTRIG | TRIGSTAT | - | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15-9 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 8 | IC32: Cascade Two IC Modules Enable bit (32-bit operation) <br> 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) <br> $0=$ ICx functions independently as a 16-bit module |
| bit 7 | ICTRIG: ICx Sync/Trigger Select bit <br> 1 = Trigger ICx from the source designated by the SYNCSELx bits <br> $0=$ Synchronize ICx with the source designated by the SYNCSELx bits |
| bit 6 | TRIGSTAT: Timer Trigger Status bit <br> 1 = Timer source has been triggered and is running (set in hardware, can be set in software) <br> $0=$ Timer source has not been triggered and is being held clear |

bit $5 \quad$ Unimplemented: Read as ' 0 '
Note 1: Use these inputs as trigger sources only and never as sync sources.
2: Never use an IC module as its own trigger source, by selecting this mode.

## REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0 SYNCSEL<4:0>: Synchronization/Trigger Source Selection bits

```
11111 = Reserved
11110 = Reserved}\mp@subsup{}{}{(2)
11101 = Reserved}\mp@subsup{}{(2)}{(2)
11100 = CTMU(1)
11011 = A/D (1)
1 1 0 1 0 = ~ C o m p a r a t o r ~ 3 ( 1 )
11001 = Comparator 2 }\mp@subsup{}{}{(1)
11000 = Comparator 1 (1)
10111 = Reserved}\mp@subsup{}{(2)}{(2)
10110 = Input Capture 7(2)
10101 = Input Capture 6 (2)
10100 = Input Capture 5 5 (
10011 = Input Capture 4 (}\mp@subsup{}{(2)}{
10010 = Input Capture 3 (2)
10001 = Input Capture 2 (2)
10000 = Input Capture 1 (2)
01111 = Timer5
01110 = Timer4
01101 = Timer3
01100 = Timer2
01011 = Timer1
01010 = Reserved
01001 = Reserved
01000 = Reserved
00111 = Output Compare 7
\bullet
\bullet
\bullet
00010 = Output Compare 2
00001 = Output Compare 1
00000 = Not synchronized to any other module
```

Note 1: Use these inputs as trigger sources only and never as sync sources.
2: Never use an IC module as its own trigger source, by selecting this mode.

NOTES:

### 15.0 OUTPUT COMPARE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 35. "Output Compare with Dedicated Timer" (DS39723). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA310 family all feature seven independent output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce pulse-width modulated waveforms for driving power applications.
Key features of the output compare module include:

- Hardware configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 31 user-selectable trigger/sync sources available
- Two separate Period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter


### 15.1 General Operating Modes

### 15.1.1 SYNCHRONOUS AND TRIGGER MODES

When the output compare module operates in a Free-Running mode, the internal 16 -bit counter, OCxTMR, runs counts up continuously, wrapping around from 0xFFFF to $0 x 0000$ on each overflow. Its period is synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the Period registers occurs.

In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.
Free-Running mode is selected by default or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to ' 00000 '. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

### 15.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16 -Bit Timer and Duty Cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs and the even module (OCy) provides the Most Significant 16 bits. Wrap-arounds of the OCx registers cause an increment of their corresponding OCy registers.
Cascaded operation is configured in hardware by setting the OC32 bit (OCxCON2<8>) for both modules. For more details on cascading, refer to the "PIC24F Family Reference Manual", Section 35. "Output Compare with Dedicated Timer" (DS39723).

## PIC24FJ128GA310 FAMILY

FIGURE 15-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)


Note 1: The OCx outputs must be assigned to an available RPn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

2: The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

### 15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for single-shot or continuous pulse generation. It can also repeatedly toggle an output pin on each timer event.
To set up the module for compare operations:

1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
5. Set the $O C M<2: 0>$ bits for the appropriate compare operation (= $0 x x$ ).
6. For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
7. Set the SYNCSEL<4:0> bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
8. Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bits for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.

For 32-bit cascaded operation, these steps are also necessary:

1. Set the OC32 bits for both registers (OCyCON2<8>) and (OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
2. Clear the OCTRIG bit of the even module (OCyCON2<7>), so the module will run in Synchronous mode.
3. Configure the desired output and Fault settings for OCy.
4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
5. If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSEL (OCxCON2<4:0>) bits.
6. Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.
Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.
Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

### 15.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

1. Configure the OCx output for one of the available Peripheral Pin Select pins.
2. Calculate the desired duty cycles and load them into the OCxR register.
3. Calculate the desired period and load it into the OCxRS register.
4. Select the current $O C x$ as the synchronization source by writing $0 \times 1 \mathrm{~F}$ to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and ' 0 ' to the OCTRIG bit (OCxCON2<7>).
5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON<12:10>).
6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
7. Select the desired PWM mode in the $\mathrm{OCM}<2: 0>$ bits (OCxCON1<2:0>).
8. Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 15-1.
9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer, and not the selected timer output.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

FIGURE 15-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)


Note 1: The OCx outputs must be assigned to an available RPn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
The OCFA/OCFB Fault inputs must be assigned to an available RPn/RPIn pin before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

### 15.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 15-1.

EQUATION 15-1: CALCULATING THE PWM PERIOD ${ }^{(1)}$

> PWM Period $=[($ PRy $)+1 \cdot$ Tcy $\bullet($ Timer Prescale Value $)$
> where:
> PWM Frequency $=1 /[$ PWM Period $]$

Note 1: Based on Tcy = Tosc * 2; Doze mode and PLL are disabled.

Note: A PRy value of $N$ will produce a PWM period of $N+1$ time base count cycles. For example, a value of 7, written into the PRy register, will yield a period consisting of 8 time base cycles.

### 15.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.
Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0\% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100\% duty cycle).
See Example 15-1 for PWM mode timing details. Table 15-1 and Table 15-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.


## EQUATION 15-2: CALCULATION FOR MAXIMUM PWM RESOLUTION ${ }^{(1)}$

$$
\text { Maximum PWM Resolution (bits) }=\frac{\log _{10}}{\left(\frac{\text { FCY }}{\text { FPWM } \cdot(\text { Timer Prescale Value })}\right)} \text { bits }
$$

Note 1: Based on $\mathrm{FcY}=\mathrm{Fosc} / 2$; Doze mode and PLL are disabled.

## EXAMPLE 15-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS ${ }^{(1)}$

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz , where Fosc $=8 \mathrm{MHz}$ with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1.
```
TCY =2 * Tosc =62.5 ns
PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 ms
PWM Period = (PR2 + 1) •Tcy • (Timer2 Prescale Value)
19.2 ms = PR2 + 1) • 62.5 ns •1
PR2 = 306
```

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate:

$$
\begin{aligned}
& \text { PWM Resolution } \left.=\log _{10}(\mathrm{FCY} / \mathrm{FPWM}) / \log _{10} 2\right) \text { bits } \\
& =\left(\log _{10}(16 \mathrm{MHz} / 52.08 \mathrm{kHz}) / \log _{10} 2\right) \text { bits } \\
& =8.3 \text { bits }
\end{aligned}
$$

Note 1: Based on Tcy $=2$ * Tosc; Doze mode and PLL are disabled.

TABLE 15-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz$)^{(1)}$

| $\mathbf{P W M}$ Frequency | $\mathbf{7 . 6 ~ H z}$ | $\mathbf{6 1 ~ H z}$ | $\mathbf{1 2 2} \mathbf{~ H z}$ | $\mathbf{9 7 7} \mathbf{~ H z}$ | $\mathbf{3 . 9} \mathbf{~ k H z}$ | $\mathbf{3 1 . 3} \mathbf{~ k H z}$ | $\mathbf{1 2 5} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | FFFFh | FFFFh | $7 F F F h$ | $0 F F F h$ | $03 F F h$ | $007 F h$ | $001 F h$ |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.
TABLE 15-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz$)^{(1)}$

| PWM Frequency | $\mathbf{3 0 . 5 ~ H z}$ | $\mathbf{2 4 4 ~ H z}$ | $\mathbf{4 8 8} \mathbf{~ H z}$ | $\mathbf{3 . 9} \mathbf{~ k H z}$ | $\mathbf{1 5 . 6} \mathbf{~ k H z}$ | $\mathbf{1 2 5} \mathbf{~ k H z}$ | $\mathbf{5 0 0} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler Ratio | 8 | 1 | 1 | 1 | 1 | 1 | 1 |
| Period Register Value | FFFFh | FFFFh | $7 F F F h$ | $0 F F F h$ | $03 F F h$ | $007 F h$ | 001 Fh |
| Resolution (bits) | 16 | 16 | 15 | 12 | 10 | 7 | 5 |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | OCSIDL | OCTSEL2 | OCTSEL1 | OCTSEL0 | ENFLT2 ${ }^{(2)}$ | ENFLT1 ${ }^{(2)}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0, HSC | R/W-0, HSC | R/W-0, HSC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENFLT0 ${ }^{(2)}$ | OCFLT2 ${ }^{(2,3)}$ | OCFLT1 ${ }^{(2,4)}$ | OCFLT0 ${ }^{(2,4)}$ | TRIGMODE | OCM2 ${ }^{(1)}$ | OCM1 ${ }^{(1)}$ | OCM0 ${ }^{(1)}$ |
| bit 7 |  |  |  |  |  |  | bit 0 |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-14 | Unimplemented: Read as '0' |
| :---: | :---: |
| bit 13 | OCSIDL: Stop Output Compare x in Idle Mode Control bit <br> 1 = Output Compare x Halts in CPU Idle mode <br> $0=$ Output Compare $x$ continues to operate in CPU Idle mode |
| bit 12-10 | OCTSEL<2:0>: Output Compare x Timer Select bits |
|  | 111 = Peripheral clock (Fcy) |
|  | 110 = Reserved |
|  | 101 = Reserved |
|  | 100 = Timer1 clock (only synchronous clock is supported) |
|  | 011 = Timer5 clock |
|  | 010 = Timer4 clock |
|  | 001 = Timer3 clock |
|  | 000 = Timer2 clock |
| bit 9 | ENFLT2: Fault Input 2 Enable bit ${ }^{(2)}$ |
|  | 1 = Fault 2 (Comparator 1/2/3 out) is enabled ${ }^{(3)}$ |
|  | $0=$ Fault 2 is disabled |
| bit 8 | ENFLT1: Fault Input 1 Enable bit ${ }^{(2)}$ |
|  | $1=$ Fault 1 (OCFB pin) is enabled ${ }^{(4)}$ |
|  | $0=$ Fault 1 is disabled |
| bit 7 | ENFLTO: Fault Input 0 Enable bit ${ }^{(2)}$ |
|  | $1=$ Fault 0 (OCFA pin) is enabled ${ }^{(4)}$ |
|  | $0=$ Fault 0 is disabled |
| bit 6 | OCFLT2: PWM Fault 2 (Comparator 1/2/3) Condition Status bit ${ }^{(2,3)}$ |
|  | 1 = PWM Fault 2 has occurred |
|  | $0=$ No PWM Fault 2 has occurred |
| bit 5 | OCFLT1: PWM Fault 1 (OCFB pin) Condition Status bit ${ }^{(2,4)}$ |
|  | 1 = PWM Fault 1 has occurred |
|  | 0 = No PWM Fault 1 has occurred |

Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The Fault input enable and Fault status bits are valid when $\mathrm{OCM}<2: 0>=111$ or 110.
3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.
4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

bit 4 OCFLTO: PWM Fault 0 (OCFA pin) Condition Status bit ${ }^{(2,4)}$
1 = PWM Fault 0 has occurred
$0=$ No PWM Fault 0 has occurred
bit 3 TRIGMODE: Trigger Status Mode Select bit
1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
$0=$ TRIGSTAT is only cleared by software
bit 2-0 $\quad \mathbf{O C M}<\mathbf{2 : 0}$ : Output Compare $\times$ Mode Select bits ${ }^{(1)}$
111 = Center-Aligned PWM mode on OCx ${ }^{(2)}$
$110=$ Edge-Aligned PWM mode on OCx ${ }^{(2)}$
101 = Double Compare Continuous Pulse mode: Initialize the OCx pin low; toggle the OCx state continuously on alternate matches of OCxR and OCxRS
100 = Double Compare Single-Shot mode: Initialize the OCx pin low; toggle the OCx state on matches of OCxR and OCxRS for one cycle
011 = Single Compare Continuous Pulse mode: Compare events continuously toggle the OCx pin
010 = Single Compare Single-Shot mode: Initialize OCx pin high; compare event forces the OCx pin low
001 = Single Compare Single-Shot mode: Initialize OCx pin low; compare event forces the OCx pin high
000 = Output compare channel is disabled
Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
2: The Fault input enable and Fault status bits are valid when $\mathrm{OCM}<2: 0>=111$ or 110 .
3: The Comparator 1 output controls the OC1-OC3 channels; Comparator 2 output controls the OC4-OC6 channels; Comparator 3 output controls the OC7-OC9 channels.
4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

## PIC24FJ128GA310 FAMILY

## REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FLTMD | FLTOUT | FLTTRIEN | OCINV | - | DCB1 $^{(3)}$ | DCB0 $^{(3)}$ | OC32 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 HS | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCTRIG | TRIGSTAT | OCTRIS | SYNCSEL4 | SYNCSEL3 | SYNCSEL2 | SYNCSEL1 | SYNCSEL0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: | HS = Hardware Settable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | FLTMD: Fault Mode Select bit |
| :---: | :---: |
|  | $\begin{aligned} & 1=\text { Fault mode is maintained until the Fault source is removed and the corresponding OCFLT0 bit is } \\ & \text { cleared in software } \\ & 0=\text { Fault mode is maintained until the Fault source is removed and a new PWM period starts } \end{aligned}$ |
| bit 14 | FLTOUT: Fault Out bit |
|  | 1 = PWM output is driven high on a Fault <br> $0=$ PWM output is driven low on a Fault |
| bit 13 | FLTTRIEN: Fault Output State Select bit |
|  | $1=$ Pin is forced to an output on a Fault condition <br> $0=$ Pin I/O condition is unaffected by a Fault |
| bit 12 | OCINV: OCMP Invert bit |
|  | $1=O C x$ output is inverted <br> $0=$ OCx output is not inverted |
| bit 11 | Unimplemented: Read as '0' |
| bit 10-9 | DCB<11:0>: PWM Duty Cycle Least Significant bits ${ }^{(3)}$ |
|  | 11 = Delay OCx falling edge by $3 / 4$ of the instruction cycle |
|  | 10 = Delay OCx falling edge by $1 / 2$ of the instruction cycle |
|  | 01 = Delay OCx falling edge by $1 / 4$ of the instruction cycle |
|  | $00=$ OCx falling edge occurs at the start of the instruction cycle |
| bit 8 | OC32: Cascade Two OC Modules Enable bit (32-bit operation) |
|  | 1 = Cascade module operation is enabled |
|  | 0 = Cascade module operation is disabled |
| bit 7 | OCTRIG: OCx Trigger/Sync Select bit |
|  | 1 = Trigger OCx from the source designated by the SYNCSELx bits |
|  | $0=$ Synchronize OCx with the source designated by the SYNCSELx bits |
| bit 6 | TRIGSTAT: Timer Trigger Status bit |
|  | 1 = Timer source has been triggered and is running |
|  | $0=$ Timer source has not been triggered and is being held clear |
| bit 5 | OCTRIS: OCx Output Pin Direction Select bit |
|  | 1 = OCx pin is tri-stated |
|  | $0=$ Output compare peripheral $x$ is connected to an OCx pin |

Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: The $D C B<1: 0>$ bits are double-buffered in the PWM modes only $(O C M<2: 0>(O C x C O N 1<2: 0>)=111,110)$.

## REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits

$$
\begin{aligned}
& 11111=\text { This OC module }{ }^{(1)} \\
& 11110=\text { Input Capture } 9^{(2)} \\
& 11101=\text { Input Capture } 6^{(2)} \\
& 11100=\text { CTMU } \\
& 11011=\text { A/D } \\
& 11010=\text { Comparator } 3^{(2)} \\
& 11001=\text { Comparator } 2^{(2)} \\
& 11000=\text { Comparator } 1^{(2)} \\
& 10111=\text { Input Capture } 4^{(2)} \\
& 10110=\text { Input Capture } 3^{(2)} \\
& 10101=\text { Input Capture } 2^{(2)} \\
& 10100=\text { Input Capture } 1^{(2)} \\
& 10011=\text { Input Capture } 8^{(2)} \\
& 10010=\text { Input Capture } 7^{(2)} \\
& 1000 x=\text { Reserved } \\
& 01111=\text { Timer5 } \\
& 01110=\text { Timer } \\
& 01101=\text { Timer3 } \\
& 01100=\text { Timer2 } \\
& 01011=\text { Timer } \\
& 01010=\text { Input Capture } 5^{(2)} \\
& 01001=\text { Output Compare } 9^{(1)} \\
& 01000=\text { Output Compare } 8^{(1)} \\
& 00111=\text { Output Compare } 7^{(1)} \\
& 00110=\text { Output Compare } 6^{(1)} \\
& 00101=\text { Output Compare } 5^{(1)} \\
& 00100=\text { Output Compare } 4^{(1)} \\
& 00011=\text { Output Compare } 3^{(1)} \\
& 00010=\text { Output Compare } 2^{(1)} \\
& 00001=\text { Output Compare } 1^{(1)} \\
& 00000=\text { Not synchronized to any other module }
\end{aligned}
$$

Note 1: Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSELx setting.
2: Use these inputs as trigger sources only and never as sync sources.
3: The $D C B<1: 0>$ bits are double-buffered in the PWM modes only $(O C M<2: 0>(O C x C O N 1<2: 0>)=111,110)$.

NOTES:

### 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 23. "Serial Peripheral Interface (SPI)" (DS39699). The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the SPI and SIOP Motorola ${ }^{\circledR}$ interfaces. All devices of the PIC24FJ128GA310 family include two SPI modules.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

$$
\begin{array}{ll}
\text { Note: } & \text { Do not perform read-modify-write opera- } \\
\text { tions (such as bit-oriented instructions) on } \\
& \text { the SPIxBUF register in either Standard or } \\
& \text { Enhanced Buffer mode. }
\end{array}
$$

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.
The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- $\overline{\text { SSx: }}$ Active-Low Slave Select or Frame Synchronization I/O Pulse
The SPI module can be configured to operate using 2 , 3 or 4 pins. In the 3-pin mode, $\overline{S S x}$ is not used. In the 2-pin mode, both SDOx and $\overline{\text { SSx }}$ are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 16-1 and Figure 16-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.

## PIC24FJ128GA310 FAMILY

To set up the SPI module for the Standard Master mode of operation:

1. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
2. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN $($ SPIxCON1<5>) $=1$.
3. Clear the SPIROV bit (SPIxSTAT<6>).
4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

1. Clear the SPIxBUF register.
2. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1 and SPlxCON2 registers with MSTEN $(S P I x C O N 1<5>)=0$.
4. Clear the SMP bit.
5. If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the $\overline{S S x}$ pin.
6. Clear the SPIROV bit (SPIxSTAT<6>).
7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-1: SPIx MODULE BLOCK DIAGRAM (STANDARD MODE)


To set up the SPI module for the Enhanced Buffer Master mode of operation:

1. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register.
2. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) $=1$.
3. Clear the SPIROV bit (SPIxSTAT<6>).
4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

1. Clear the SPIxBUF register.
2. If using interrupts:
a) Clear the SPIxIF bit in the respective IFS register.
b) Set the SPIxIE bit in the respective IEC register.
c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
3. Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN $($ SPIxCON1<5>) $=0$.
4. Clear the SMP bit.
5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the $\overline{S S x}$ pin.
6. Clear the SPIROV bit (SPIxSTAT<6>).
7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 16-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE)


REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIEN ${ }^{(1)}$ | - | SPISIDL | - | - | SPIBEC2 | SPIBEC1 | SPIBEC0 |
| bit 15 |  |  |  |  |  |  | bit 8 |
|  |  |  |  |  |  |  |  |
| R-0, HSC R/C-0, HS |  | R-0, HSC | R/W-0 | R/W-0 | R/W-0 | R-0, HSC | R-0, HSC |
| SRMPT | SPIROV | SRXMPT | SISEL2 | SISEL1 | SISELO | SPITBF | SPIRBF |
| bit 7 |  |  |  |  |  |  | bit 0 |
| Legend: |  | C = Clearable bit |  | HS = Hardware Settable bit |  |  |  |
| $\mathrm{R}=$ Readable bit |  | $\mathrm{W}=$ Writable bit |  | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |  |  |  |
| -n = Value at POR |  | ' 1 ' = Bit is set |  | ' 0 ' = Bit is cleared |  | $x=$ Bit is unknown |  |
| HSC = Hardware Settable/Clearable bit |  |  |  |  |  |  |  |


| bit 15 | SPIEN: SPIx Enable bit ${ }^{(1)}$ |
| :---: | :---: |
|  | $1=$ Enables module and configures SCKx, SDOx, SDIx and $\overline{\text { SSx }}$ as serial port pins 0 = Disables module |
| bit 14 | Unimplemented: Read as ' 0 ' |
| bit 13 | SPISIDL: Stop in Idle Mode bit |
|  | 1 = Discontinue module operation when device enters Idle mode |
|  | 0 = Continue module operation in Idle mode |
| bit 12-11 | Unimplemented: Read as ' 0 ' |
| bit 10-8 | SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) |
|  | Master mode: |
|  | Number of SPI transfers pending. |
|  | Slave mode: |
|  | Number of SPI transfers unread. |
| bit 7 | SRMPT: Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) |
|  | 1 = SPIx Shift register is empty and ready to send or receive |
|  | $0=$ SPIx Shift register is not empty |
| bit 6 | SPIROV: Receive Overflow Flag bit |
|  | 1 = A new byte/word is completely received and discarded |
|  | The user software has not read the previous data in the SPIxBUF register. |
|  | $0=$ No overflow has occurred |
| bit 5 | SRXMPT: Receive FIFO Empty bit (valid in Enhanced Buffer mode) |
|  | 1 = Receive FIFO is empty |
|  | $0=$ Receive FIFO is not empty |
| bit 4-2 | SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode) |
|  | 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) |
|  | 110 = Interrupt when the last bit is shifted into SPIxSR; as a result, the TX FIFO is empty |
|  | 101 = Interrupt when the last bit is shifted out of SPIxSR; now the transmit is complete |
|  | $100=$ Interrupt when one data is shifted into the SPIxSR; as a result, the TX FIFO has one open spot <br> 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set) |
|  | $010=$ Interrupt when the SPIx receive buffer is $3 / 4$ or more full |
|  | 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set) |
|  | $000=$ Interrupt when the last data in the receive buffer is read; as a result, the buffer is empty (SRXMPT bit is set) |

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

SPITBF: SPIx Transmit Buffer Full Status bit
$1=$ Transmit has not yet started, SPIxTXB is full
$0=$ Transmit has started, SPIxTXB is empty
In Standard Buffer mode:
Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR.
In Enhanced Buffer mode:
Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit $0 \quad$ SPIRBF: SPIx Receive Buffer Full Status bit
1 = Receive is complete, SPIxRXB is full
$0=$ Receive is not complete, SPIxRXB is empty
In Standard Buffer mode:
Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.
In Enhanced Buffer mode:
Automatically set in hardware when SPIx transfers data from the SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | DISSCK $^{(1)}$ | DISSDO $^{(2)}$ | MODE16 | SMP | CKE $^{(3)}$ |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SSEN ${ }^{(4)}$ | CKP | MSTEN | SPRE2 | SPRE1 | SPRE0 | PPRE1 | PPRE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 DISSCK: Disable SCKx Pin bit (SPI Master modes only) ${ }^{(\mathbf{1})}$
1 = Internal SPI clock is disabled; pin functions as I/O
$0=$ Internal SPI clock is enabled
bit 11 DISSDO: Disable SDOx Pin bit ${ }^{(2)}$
1 = SDOx pin is not used by the module; pin functions as I/O
$0=$ SDOx pin is controlled by the module
bit 10 MODE16: Word/Byte Communication Select bit
$1=$ Communication is word-wide (16 bits)
$0=$ Communication is byte-wide (8 bits)
bit 9 SMP: SPIx Data Input Sample Phase bit
Master mode:
1 = Input data is sampled at the end of data output time
$0=$ Input data is sampled at the middle of data output time
Slave mode:
SMP must be cleared when SPIx is used in Slave mode.
bit $8 \quad$ CKE: SPIx Clock Edge Select bit ${ }^{(3)}$
1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)
$0=$ Serial output data changes on transition from Idle clock state to active clock state (see bit 6)
bit $7 \quad$ SSEN: Slave Select Enable (Slave mode) bit ${ }^{(4)}$
$1=\overline{\text { SSx }}$ pin is used for Slave mode
$0=\overline{S S x}$ pin is not used by the module; pin is controlled by the port function
bit $6 \quad$ CKP: Clock Polarity Select bit
1 = Idle state for the clock is a high level; active state is a low level
$0=$ Idle state for the clock is a low level; active state is a high level
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
0 = Slave mode
Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: If DISSDO $=0$, SDOx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
4: If SSEN $=1, \overline{S S x}$ must be configured to an available RPn/PRIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)
111 = Secondary prescale 1:1
$110=$ Secondary prescale 2:1
.
-
$000=$ Secondary prescale 8:1
bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode)
$11=$ Primary prescale 1:1
$10=$ Primary prescale 4:1
01 = Primary prescale 16:1
00 = Primary prescale 64:1
Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: If DISSDO $=0$, SDOx must be configured to an available RPn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
4: If SSEN $=1, \overline{\mathrm{SSx}}$ must be configured to an available RPn/PRIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FRMEN | SPIFSD | SPIFPOL | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | SPIFE | SPIBEN |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | FRMEN: Framed SPIx Support bit |
| :---: | :---: |
|  | 1 = Framed SPIx support is enabled <br> 0 = Framed SPIx support is disabled |
| bit 14 | SPIFSD: Frame Sync Pulse Direction Control on $\overline{\text { SSx }}$ Pin bit <br> 1 = Frame sync pulse input (slave) <br> $0=$ Frame sync pulse output (master) |
| bit 13 | SPIFPOL: Frame Sync Pulse Polarity bit (Frame mode only) <br> 1 = Frame sync pulse is active-high <br> $0=$ Frame sync pulse is active-low |
| bit 12-2 | Unimplemented: Read as '0' |
| bit 1 | SPIFE: Frame Sync Pulse Edge Select bit <br> 1 = Frame sync pulse coincides with the first bit clock <br> $0=$ Frame sync pulse precedes the first bit clock |
| bit 0 | SPIBEN: Enhanced Buffer Enable bit <br> 1 = Enhanced buffer is enabled <br> $0=$ Enhanced buffer is disabled (Legacy mode) |

FIGURE 16-3: SPI MASTERISLAVE CONNECTION (STANDARD MODE)


Note 1: Using the $\overline{\mathrm{SSx}}$ pin in Slave mode of operation is optional.
2: User must write transmit data to read the received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory mapped to SPIxBUF.

FIGURE 16-4: SPI MASTERISLAVE CONNECTION (ENHANCED BUFFER MODES)


Note 1: Using the $\overline{\mathrm{SSx}}$ pin in Slave mode of operation is optional.
2: User must write transmit data to read the received data from SPIxBUF. The SPIxTXB and SPIxRXB registers are memory mapped to SPIxBUF.

## PIC24FJ128GA310 FAMILY

FIGURE 16-5: SPI MASTER, FRAME MASTER CONNECTION DIAGRAM


FIGURE 16-6: SPI MASTER, FRAME SLAVE CONNECTION DIAGRAM


FIGURE 16-7: SPI SLAVE, FRAME MASTER CONNECTION DIAGRAM


FIGURE 16-8: SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM


## EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED ${ }^{(1)}$

$$
\text { FSCK }=\frac{\text { FCY }}{\text { Primary Prescaler } \times \text { Secondary Prescaler }}
$$

Note 1: Based on FCY = Fosc/2; Doze mode and PLL are disabled.

TABLE 16-1: SAMPLE SCKx FREQUENCIES ${ }^{(1,2)}$

| Fcy $=16 \mathrm{MHz}$ |  | Secondary Prescaler Settings |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1:1 | 2:1 | 4:1 | 6:1 | 8:1 |
| Primary Prescaler Settings | 1:1 | Invalid | 8000 | 4000 | 2667 | 2000 |
|  | 4:1 | 4000 | 2000 | 1000 | 667 | 500 |
|  | 16:1 | 1000 | 500 | 250 | 167 | 125 |
|  | 64:1 | 250 | 125 | 63 | 42 | 31 |
| $\mathrm{FCY}=5 \mathrm{MHz}$ |  |  |  |  |  |  |
| Primary Prescaler Settings | 1:1 | 5000 | 2500 | 1250 | 833 | 625 |
|  | 4:1 | 1250 | 625 | 313 | 208 | 156 |
|  | 16:1 | 313 | 156 | 78 | 52 | 39 |
|  | 64:1 | 78 | 39 | 20 | 13 | 10 |

Note 1: Based on FCY = Fosc/2; Doze mode and PLL are disabled.
2: SCKx frequencies are shown in kHz .

NOTES:

### 17.0 INTER-INTEGRATED CIRCUIT ${ }^{\text {TM }}\left(\mathbf{I}^{2} \mathbf{C}^{\text {TM }}\right.$ )

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 24. "Inter-Integrated Circuit ${ }^{\text {TM }}$ $\left(I^{2} C^{\text {TM }}\right)$ " (DS39702). The information in this data sheet supersedes the information in the FRM.

The Inter-Integrated Circuit ${ }^{\text {TM }}\left(I^{2} \mathrm{C}^{\text {TM }}\right)$ module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.
The $I^{2} \mathrm{C}$ module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address as defined in the $I^{2} C$ protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 17-1.

### 17.1 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

1. Assert a Start condition on SDAx and SCLx.
2. Send the $I^{2} \mathrm{C}$ device address byte to the slave with a write indication.
3. Wait for and verify an Acknowledge from the slave.
4. Send the first data byte (sometimes known as the command) to the slave.
5. Wait for and verify an Acknowledge from the slave.
6. Send the serial memory address low byte to the slave.
7. Repeat Steps 4 and 5 until all data bytes are sent.
8. Assert a Repeated Start condition on SDAx and SCLx.
9. Send the device address byte to the slave with a read indication.
10. Wait for and verify an Acknowledge from the slave.
11. Enable master reception to receive serial memory data.
12. Generate an ACK or NACK condition at the end of a received byte of data.
13. Generate a Stop condition on SDAx and SCLx.

## PIC24FJ128GA310 FAMILY

FIGURE 17-1: $\quad I^{2} C^{\top M}$ BLOCK DIAGRAM


### 17.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

## EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE ${ }^{(1,2)}$

FSCL $=\frac{\text { FCY }}{\text { I2CxBRG }+1+\frac{\mathrm{FCY}}{10,000,000}}$
or: $\quad$
I2CxBRG $=\left(\frac{\text { FCY }}{\text { FSCL }}-\frac{\mathrm{FCY}}{10,000,000}-1\right)$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.
2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

### 17.3 Slave Address Masking

The I2CxMSK register (Register 17-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (=1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a ' 0 ' or a ' 1 '. For example, when I2CxMSK is set to ' 00100000 ', the slave module will detect both addresses, '0000000' and '0100000'.
To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).
Note: As a result of changes in the $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ protocol, the addresses in Table 17-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

TABLE 17-1: $\quad$ I2C $^{\text {M }}$ CLOCK RATES ${ }^{(1,2)}$

| Required System FscL | Fcy | I2CxBRG Value |  | Actual FscL |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (Decimal) | (Hexadecimal) |  |
| 100 kHz | 16 MHz | 157 | 9 D | 100 kHz |
| 100 kHz | 8 MHz | 78 | 4 E | 100 kHz |
| 100 kHz | 4 MHz | 39 | 27 | 99 kHz |
| 400 kHz | 16 MHz | 37 | 25 | 404 kHz |
| 400 kHz | 8 MHz | 18 | 12 | 404 kHz |
| 400 kHz | 4 MHz | 9 | 9 | 385 kHz |
| 400 kHz | 2 MHz | 4 | 4 | 385 kHz |
| 1 MHz | 16 MHz | 13 | D | 1.026 MHz |
| 1 MHz | 8 MHz | 6 | 6 | 1.026 MHz |
| 1 MHz | 4 MHz | 3 | 3 | 0.909 MHz |

Note 1: Based on FCY = Fosc/2; Doze mode and PLL are disabled.
2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 17-2: $\quad I^{2} C^{\text {M }}$ RESERVED ADDRESSES ${ }^{(1)}$

| Slave Address | R/ $\overline{\mathbf{W}}$ Bit |  |
| :---: | :---: | :--- |
| 0000000 | 0 | General Call Address ${ }^{(2)}$ |
| 0000000 | 1 | Start Byte |
| 0000001 | x | CBus Address |
| 000001 x | x | Reserved |
| 00001 xx | x | HS Mode Master Code |
| 11110 xx | x | 10-Bit Slave Upper Byte ${ }^{(3)}$ |
| 11111 xx | x | Reserved |

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.
2: The address will be Acknowledged only if GCEN $=1$.
3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

## PIC24FJ128GA310 FAMILY

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-1, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2CEN | - | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC | R/W-0, HC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

HC = Hardware Clearable bit
$\mathrm{R}=$ Readable bit $\quad \mathrm{W}=$ Writable bit $\quad \mathrm{U}=$ Unimplemented bit, read as ' 0 '
$-n=$ Value at POR $\quad ' 1$ ' = Bit is set $\quad$ ' 0 ' $=$ Bit is cleared $\quad x=$ Bit is unknown
bit $15 \quad$ I2CEN: I2Cx Enable bit
1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins
$0=$ Disables the I2Cx module; all $I^{2} C^{T M}$ pins are controlled by port functions
Unimplemented: Read as ' 0 '
bit 13 I2CSIDL: Stop in Idle Mode bit
1 = Discontinues module operation when device enters an Idle mode
$0=$ Continues module operation in Idle mode
bit 12 SCLREL: SCLx Release Control bit (when operating as $\mathrm{I}^{2} \mathrm{C}$ slave)
1 = Releases SCLx clock
0 = Holds SCLx clock low (clock stretch)
If STREN = 1:
Bit is $R / \bar{W}$ (i.e., software may write ' 0 ' to initiate stretch and write ' 1 ' to release clock). Hardware is clear at the beginning of slave transmission. Hardware is clear at the end of slave reception.
If STREN = 0 :
Bit is R/S (i.e., software may only write ' 1 ' to release clock). Hardware is clear at the beginning of slave transmission.
bit 11 IPMIEN: Intelligent Platform Management Interface (IPMI) Enable bit
1 = IPMI Support mode is enabled; all addresses are Acknowledged
$0=$ IPMI mode is disabled
bit 10 A10M: 10-Bit Slave Addressing bit
$1=12 C x A D D$ is a 10 -bit slave address
$0=$ I2CxADD is a 7 -bit slave address
bit 9 DISSLW: Disable Slew Rate Control bit
1 = Slew rate control is disabled
$0=$ Slew rate control is enabled
bit 8 SMEN: SMBus Input Levels bit
1 = Enables I/O pin thresholds compliant with SMBus specifications
$0=$ Disables the SMBus input thresholds
bit $7 \quad$ GCEN: General Call Enable bit (when operating as $\left.\right|^{2} \mathrm{C}$ slave)
1 = Enables interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
$0=$ General call address is disabled
bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as $I^{2} \mathrm{C}$ slave)
Used in conjunction with the SCLREL bit.
1 = Enables software or receive clock stretching
$0=$ Disables software or receive clock stretching

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5 ACKDT: Acknowledge Data bit (when operating as $\mathrm{I}^{2} \mathrm{C}$ master; applicable during master receive)
Value that will be transmitted when the software initiates an Acknowledge sequence.
1 = Sends NACK during Acknowledge
0 = Sends ACK during Acknowledge
bit 4 ACKEN: Acknowledge Sequence Enable bit
(when operating as $I^{2} \mathrm{C}$ master; applicable during master receive)
1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits the ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence.
$0=$ Acknowledge sequence is not in progress
bit 3 RCEN: Receive Enable bit (when operating as $\mathrm{I}^{2} \mathrm{C}$ master)
$1=$ Enables Receive mode for $I^{2} C$. Hardware is clear at the end of the eighth bit of the master receive data byte.
$0=$ Receive sequence is not in progress
bit 2 PEN: Stop Condition Enable bit (when operating as $I^{2} \mathrm{C}$ master)
1 = Initiates Stop condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
$0=$ Stop condition is not in progress
bit 1 RSEN: Repeated Start Condition Enable bit (when operating as $I^{2} \mathrm{C}$ master)
$1=$ Initiates Repeated Start condition on the SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence.
$0=$ Repeated Start condition is not in progress
bit $0 \quad$ SEN: Start Condition Enable bit (when operating as $1^{2} \mathrm{C}$ master)
1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence.
$0=$ Start condition is not in progress

## PIC24FJ128GA310 FAMILY

## REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

| R-0, HSC | R-0, HSC | U-0 | U-0 | U-0 | R/C-0, HS | R-0, HSC | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACKSTAT | TRSTAT | - | - | - | BCL | GCSTAT | ADD10 |
| bit 15 | bit 8 |  |  |  |  |  |  |


| R/C-0, HS | R/C-0, HS | R-0, HSC | R/C-0, HSC | R/C-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IWCOL | I2COV | D/A | P | S | $\mathrm{R} / \overline{\mathrm{W}}$ | RBF | TBF |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $C=$ Clearable bit | $H S=$ Hardware Settable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |
| HSC = Hardware Settable/Clearable bit |  |  |

bit 15 ACKSTAT: Acknowledge Status bit
1 = NACK was detected last
$0=$ ACK was detected last
Hardware is set or cleared at the end of Acknowledge.
bit 14
TRSTAT: Transmit Status bit (when operating as $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ master; applicable to master transmit operation.)
$1=$ Master transmit is in progress (8 bits + ACK)
$0=$ Master transmit is not in progress
Hardware is set at the beginning of master transmission; hardware is clear at the end of slave Acknowledge.
bit 13-11 Unimplemented: Read as ' 0 '
bit $10 \quad$ BCL: Master Bus Collision Detect bit
$1=\mathrm{A}$ bus collision has been detected during a master operation
$0=$ No collision
Hardware is set at the detection of a bus collision.
bit 9 GCSTAT: General Call Status bit
$1=$ General call address was received
$0=$ General call address was not received
Hardware is set when the address matches the general call address; hardware is clear at Stop detection.
bit 8 ADD10: 10-Bit Address Status bit
1 = 10-bit address was matched
$0=10$-bit address was not matched
Hardware is set at the match of the $2^{\text {nd }}$ byte of the matched 10-bit address; hardware is clear at Stop detection.
bit 7 IWCOL: Write Collision Detect bit
$1=$ An attempt to write to the I2CxTRN register failed because the $I^{2} \mathrm{C}$ module is busy
$0=$ No collision
Hardware is set at an occurrence of write to I2CxTRN while busy (cleared by software).
bit $6 \quad$ I2COV: Receive Overflow Flag bit
$1=A$ byte was received while the I2CxRCV register is still holding the previous byte
$0=$ No overflow
Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5 DIA: Data/ $\overline{\text { Address }}$ bit (when operating as $I^{2} \mathrm{C}$ slave)
1 = Indicates that the last byte received was data
$0=$ Indicates that the last byte received was a device address
Hardware is clear at the device address match. Hardware is set after a transmission finishes or by reception of a slave byte.

## REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit $4 \quad$ P: Stop bit
1 = Indicates that a Stop bit has been detected last
$0=$ Stop bit was not detected last
Hardware is set or clear when Start, Repeated Start or Stop is detected.
bit $3 \quad$ S: Start bit
1 = Indicates that a Start (or Repeated Start) bit has been detected last
$0=$ Start bit was not detected last
Hardware is set or clear when Start, Repeated Start or Stop is detected.
R/W: Read/ $\overline{\text { Write }}$ Information bit (when operating as $I^{2} \mathrm{C}$ slave)
1 = Read: Indicates the data transfer is output from the slave
$0=$ Write: Indicates the data transfer is input to the slave
Hardware is set or clear after the reception of an $\mathrm{I}^{2} \mathrm{C}$ device address byte.
bit 1 RBF: Receive Buffer Full Status bit
1 = Receive is complete, I2CxRCV is full
$0=$ Receive is not complete, I2CxRCV is empty
Hardware is set when I2CxRCV is written with the received byte; hardware is clear when the software reads I2CxRCV.
bit $0 \quad$ TBF: Transmit Buffer Full Status bit
1 = Transmit is in progress, I2CxTRN is full
$0=$ Transmit is complete, I2CxTRN is empty
Hardware is set when software writes to I2CxTRN; hardware is clear at the completion of data transmission.

REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | AMSK9 | AMSK8 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-10 Unimplemented: Read as ' 0 '
bit 9-0 AMSK<9:0>: Mask for Address Bit $x$ Select bits
1 = Enables masking for bit $x$ of the incoming message address; bit match is not required in this position
$0=$ Disables masking for bit $x$; bit match is required in this position

NOTES:

### 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 21. "UART" (DS39708). The information in this data sheet supersedes the information in the FRM.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the $\overline{\text { UxCTS }}$ and UxRTS pins, and includes an IrDA ${ }^{\circledR}$ encoder and decoder.
The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with the $\overline{U x C T S}$ and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 15 bps to 1 Mbps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect ( $9^{\text {th }}$ bit $=1$ )
- Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- $\operatorname{IrDA}{ }^{\circledR}$ Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 18-1. The UART module consists of these key important hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM


Note: The UART inputs and outputs must all be assigned to available RPn/RPIn pins before use. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

## PIC24FJ128GA310 FAMILY

### 18.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16 -bit timer. Equation 18-1 shows the formula for computation of the baud rate with $B R G H=0$.

EQUATION 18-1: UART BAUD RATE WITH BRGH $=0^{(1,2)}$
Baud Rate $=\frac{\text { FCY }}{16 \cdot(\mathrm{UxBRG}+1)}$
UxBRG $=\frac{\text { FCy }}{16 \cdot \text { Baud Rate }}-1$
Note 1: Fcy denotes the instruction cycle clock frequency ( $\mathrm{FOSC} / 2$ ).
2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

- $\mathrm{Fcy}=4 \mathrm{MHz}$
- Desired Baud Rate $=9600$

The maximum baud rate $(\mathrm{BRGH}=0)$ possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is $\mathrm{FCY} /(16$ * 65536).
Equation 18-2 shows the formula for computation of the baud rate with $\mathrm{BRGH}=1$.

EQUATION 18-2: UART BAUD RATE WITH $B R G H=1^{(1,2)}$

$$
\begin{gathered}
\text { Baud Rate }=\frac{\text { FCY }}{4 \cdot(\text { UxBRG }+1)} \\
\text { UxBRG }=\frac{\text { FCY }}{4 \cdot \text { Baud Rate }}-1
\end{gathered}
$$

Note 1: Fcy denotes the instruction cycle clock frequency.
2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

The maximum baud rate ( $\mathrm{BRGH}=1$ ) possible is $\mathrm{FcY} / 4$ (for UxBRG = 0) and the minimum baud rate possible is $\mathrm{FCy} /(4$ * 65536).
Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

## EXAMPLE 18-1: $\quad$ BAUD RATE ERROR CALCULATION (BRGH $=0)^{(1)}$

## Desired Baud Rate $=\mathrm{FCY} /(16(\mathrm{BRGx}+1))$

Solving for BRGx Value:

| BRGx | $=(($ FCY/Desired Baud Rate $) / 16)-1$ |
| ---: | :--- |
| BRGx | $=((4000000 / 9600) / 16)-1$ |
| BRGx | $=25$ |
| ed Baud Rate | $=4000000 /(16(25+1))$ |
|  | $=9615$ |
|  | $=($ Calculated Baud Rate - Desired Baud Rate $)$ |
|  | $\quad$ Desired Baud Rate |
|  | $=(9615-9600) / 9600$ |
|  | $=0.16 \%$ |

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

### 18.2 Transmitting in 8-Bit Data Mode

1. Set up the UART:
a) Write appropriate values for data, parity and Stop bits.
b) Write appropriate baud rate value to the UxBRG register.
c) Set up transmit and receive interrupt enable and priority bits.
2. Enable the UART.
3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
4. Write a data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
5. Alternatively, the data byte may be transferred while UTXEN $=0$ and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

### 18.3 Transmitting in 9-Bit Data Mode

1. Set up the UART (as described in Section $\mathbf{1 8 . 2}$ "Transmitting in 8-Bit Data Mode").
2. Enable the UART.
3. Set the UTXEN bit (causes a transmit interrupt).
4. Write UxTXREG as a 16-bit value only.
5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

### 18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

1. Configure the UART for the desired mode.
2. Set UTXEN and UTXBRK to set up the Break character.
3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
4. Write ' 55 h ' to UxTXREG; this loads the Sync character into the transmit FIFO.
5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

### 18.5 Receiving in 8-Bit or 9-Bit Data Mode

1. Set up the UART (as described in Section $\mathbf{1 8 . 2}$ "Transmitting in 8-Bit Data Mode").
2. Enable the UART.
3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

### 18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send ( $\overline{\mathrm{UxCTS}}$ ) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN $<1: 0>$ bits in the UxMODE register configure these pins.

### 18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is ' 0 '.

### 18.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the $\overline{U x R T S}$ pin) can be configured to generate the $16 x$ baud clock. With UEN<1:0> = 11, the BCLKx pin will output the $16 x$ baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

### 18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| UARTEN $^{(1)}$ | - | USIDL | IREN $^{(2)}$ | RTSMD | - | UEN1 | UEN0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0, HC | R/W-0 | R/W-0, HC | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAKE | LPBACK | ABAUD | RXINV | BRGH | PDSEL1 | PDSEL0 | STSEL |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HC = Hardware Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | UARTEN: UARTx Enable bit ${ }^{(1)}$ |
| :---: | :---: |
|  | 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> <br> $0=$ UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption is minimal |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | USIDL: Stop in Idle Mode bit <br> 1 = Discontinue module operation when device enters Idle mode <br> $0=$ Continue module operation in Idle mode |
| bit 12 | IREN: IrDA ${ }^{\circledR}$ Encoder and Decoder Enable bit ${ }^{(2)}$ <br> $1=\operatorname{IrDA}$ encoder and decoder are enabled <br> $0=\operatorname{IrDA}$ encoder and decoder are disabled |
| bit 11 | RTSMD: Mode Selection for $\overline{U x R T S}$ Pin bit $\begin{aligned} & 1=\overline{\text { UxRTS }} \text { pin is in Simplex mode } \\ & 0=\overline{\text { UxRTS }} \text { pin is in Flow Control mode } \end{aligned}$ |
| bit 10 | Unimplemented: Read as ' 0 ' |
| bit 9-8 | UEN<1:0>: UARTx Enable bits |
|  | $11=U x T X, U x R X$ and BCLKx pins are enabled and used; $\overline{U x C T S}$ pin is controlled by port latches <br> $10=U x T X, U x R X, \overline{U x C T S}$ and $\overline{U x R T S}$ pins are enabled and used <br> $01=U x T X, U x R X$ and $\overline{U x R T S}$ pins are enabled and used; UxCTS pin is controlled by port latches <br> $00=U x T X$ and UxRX pins are enabled and used; $\overline{U x C T S}$ and $\overline{U x R T S} / B C L K x$ pins are controlled by port latches |
| bit 7 | WAKE: Wake-up on Start Bit Detect During Sleep Mode Enable bit <br> $1=\operatorname{UARTx}$ will continue to sample the UxRX pin; interrupt is generated on the falling edge, bit is cleared in hardware on the following rising edge <br> $0=$ No wake-up is enabled |
| bit 6 | LPBACK: UARTx Loopback Mode Select bit <br> 1 = Enable Loopback mode <br> $0=$ Loopback mode is disabled |
| bit 5 | ABAUD: Auto-Baud Enable bit $\begin{aligned} & 1=\text { Enable baud rate measurement on the next character }- \text { requires reception of a Sync field (55h); } \\ & \text { cleared in hardware upon completion } \\ & 0=\text { Baud rate measurement is disabled or completed } \end{aligned}$ |

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: This feature is only available for the $16 x$ BRG mode ( $\mathrm{BRGH}=0$ ).

## REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4 RXINV: Receive Polarity Inversion bit
$1=U x R X$ Idle state is ' 0 '
$0=U x R X$ Idle state is ' 1 '
bit 3 BRGH: High Baud Rate Enable bit
1 = High-Speed mode (4 BRG clock cycles per bit)
$0=$ Standard Speed mode (16 BRG clock cycles per bit)
bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
$10=8$-bit data, odd parity
$01=8$-bit data, even parity
$00=8$-bit data, no parity
bit $0 \quad$ STSEL: Stop Bit Selection bit
1 = Two Stop bits
0 = One Stop bit
Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
2: This feature is only available for the $16 x$ BRG mode ( $B R G H=0$ ).

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 HC | R/W-0 | R-0, HSC | R-1, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UTXISEL1 | UTXINV $^{(\mathbf{1})}$ | UTXISEL0 | - | UTXBRK | UTXEN ${ }^{(2)}$ | UTXBF | TRMT $^{(3)}$ |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R-1, HSC | R-0, HSC | R-0, HSC | R/C-0, HS | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| URXISEL1 | URXISEL0 | ADDEN | RIDLE | PERR | FERR | OERR | URXDA |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $C=$ Clearable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |
| HS = Hardware Settable bit | $H C=$ Hardware Clearable bit | $x$ is unknown |


| bit 15,13 | UTXISEL<1:0>: Transmission Interrupt Mode Selection bits |
| :---: | :---: |
|  | 11 = Reserved; do not use |
|  | $10=$ Interrupt when a character is transferred to the Transmit Shift Register (TSR), and as a result, the transmit buffer becomes empty |
|  | $01=$ Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed |
|  | $00=$ Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer) |
| bit 14 | UTXINV: $\operatorname{IrDA}{ }^{\circledR}$ Encoder Transmit Polarity Inversion bit ${ }^{(1)}$ |
|  | IREN = 0: |
|  | 1 = UxTX is Idle '0' |
|  | $0=U x T X$ is Idle ' 1 ' |
|  | IREN = 1: |
|  | 1 = UxTX is Idle ' 1 ' |
|  | $0=$ UxTX is Idle '0' |

bit 12 Unimplemented: Read as ' 0 '
bit 11 UTXBRK: Transmit Break bit
1 = Send Sync Break on next transmission - Start bit, followed by twelve ‘0’ bits, followed by Stop bit; cleared by hardware upon completion
$0=$ Sync Break transmission is disabled or completed
bit 10 UTXEN: Transmit Enable bit ${ }^{(2)}$
$1=$ Transmit is enabled, UxTX pin is controlled by UARTx
$0=$ Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the port.
bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
1 = Transmit buffer is full
$0=$ Transmit buffer is not full, at least one more character can be written
bit 8 TRMT: Transmit Shift Register Empty bit (read-only) ${ }^{(3)}$
1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
$0=$ Transmit Shift Register is not empty, a transmission is in progress or queued
Note 1: The value of the bit only affects the transmit properties of the module when the IrDA ${ }^{\circledR}$ encoder is enabled (IREN = 1).
2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: The TRMT bit will be active only after two instruction, cycles once the UTXREG is loaded.

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits
11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)
$10=$ Interrupt is set on an RSR transfer, making the receive buffer $3 / 4$ full (i.e., has 3 data characters)
$0 x=$ Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data $=1$ )
1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect)
0 = Address Detect mode is disabled
bit 4 RIDLE: Receiver Idle bit (read-only)
1 = Receiver is Idle
0 = Receiver is active
bit 3 PERR: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character (character at the top of the receive FIFO)
$0=$ Parity error has not been detected
bit 2 FERR: Framing Error Status bit (read-only)
1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
$0=$ Framing error has not been detected
bit 1 OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
$1=$ Receive buffer has overflowed
$0=$ Receive buffer has not overflowed (clearing a previously set OERR bit ( $1 \rightarrow 0$ transition); will reset the receiver buffer and the RSR to the empty state
bit $0 \quad$ URXDA: Receive Buffer Data Available bit (read-only)
$1=$ Receive buffer has data, at least one more character can be read
$0=$ Receive buffer is empty
Note 1: The value of the bit only affects the transmit properties of the module when the $\operatorname{lrDA}{ }^{\circledR}$ encoder is enabled (IREN = 1).
2: If UARTEN $=1$, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
3: The TRMT bit will be active only after two instruction, cycles once the UTXREG is loaded.

NOTES:

### 19.0 DATA SIGNAL MODULATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 55. "Data Signal Modulator (DSM)" (DS39744). The information in this data sheet supersedes the information in the FRM.

The Data Signal Modulator (DSM) allows the user to mix a digital data stream (the "modulator signal") with a carrier signal to produce a modulated output. Both the carrier and the modulator signals are supplied to the DSM module, either internally from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical AND operation of both the carrier and modulator signals and then it is provided to the MDOUT pin. Using this method, the DSM can generate the following types of key modulation schemes:

- Frequency Shift Keying (FSK)
- Phase Shift Keying (PSK)
- On-Off Keying (OOK)

Figure 19-1 shows a simplified block diagram of the Data Signal Modulator peripheral.

FIGURE 19-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR


## PIC24FJ128GA310 FAMILY

REGISTER 19-1: MDCON: MODULATOR CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MDEN | - | MSIDL | - | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MDOE | MDSLR | MDOPOL | - | - | - | MDBIT ${ }^{(1)}$ |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 |  |
| :---: | :---: |
|  | 1 = Modulator module is enabled and mixing input signals <br> $0=$ Modulator module is disabled and has no output |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | MSIDL: Modulator Stop in Idle Mode bit <br> 1 = Discontinue module operation when device enters Idle mode <br> $0=$ Continue module operation in Idle mode |
| bit 12-7 | Unimplemented: Read as '0' |
| bit 6 | MDOE: Modulator Module Pin Output Enable bit <br> $1=$ Modulator pin output is enabled <br> $0=$ Modulator pin output is disabled |
| bit 5 | MDSLR: MDOUT Pin Slew Rate Limiting bit <br> $1=$ MDOUT pin slew rate limiting is enabled <br> $0=$ MDOUT pin slew rate limiting is disabled |
| bit 4 | MDOPOL: Modulator Output Polarity Select bit <br> 1 = Modulator output signal is inverted <br> $0=$ Modulator output signal is not inverted |
| bit 3-1 | Unimplemented: Read as '0' |
| bit 0 | MDBIT: Manual Modulation Input bit ${ }^{(1)}$ <br> 1 = Carrier is modulated <br> $0=$ Carrier is not modulated |

Note 1: The MDBIT must be selected as the modulation source (MDSRC<3:0> = 0000).

REGISTER 19-2: MDSRC: MODULATOR SOURCE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| R/W-x | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
| SODIS ${ }^{(1)}$ | - | - | - | $\mathrm{MS3}{ }^{(2)}$ | $\mathrm{MS2}{ }^{(2)}$ | $\mathrm{MS} 1^{(2)}$ | $\mathrm{MSO}{ }^{(2)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |

bit 15-8 Unimplemented: Read as ' 0 '
bit $7 \quad$ SODIS: Modulation Source Output Disable bit ${ }^{(1)}$
$1=$ Output signal driving the peripheral output pin (selected by MDMS $<3: 0>$ ) is disabled
$0=$ Output signal driving the peripheral output pin (selected by MDMS $<3: 0>$ ) is enabled
bit 6-4 Unimplemented: Read as ' 0 '
bit 3-0 MS<3:0> Modulation Source Selection bits ${ }^{(2)}$
1111 = Unimplemented
$1110=$ Output Compare/PWM Module 7 output
1101 = Output Compare/PWM Module 6 output
1100 = Output Compare/PWM Module 5 output
1011 = Output Compare/PWM Module 4 output
$1010=$ Output Compare/PWM Module 3 output
1001 = Output Compare/PWM Module 2 output
1000 = Output Compare/PWM Module 1 output
0111 = UART4 TX output
0110 = UART3 TX output
0101 = UART2 TX output
0100 = UART1 TX output
0011 = SPI2 module output (SDO2)
$0010=$ SPI1 module output (SDO1)
0001 = Input on MDMIN pin
0000 = Manual modulation using MDBIT (MDCON<0>)
Note 1: This bit is only affected by a POR.
2: These bits are not affected by a POR.

## PIC24FJ128GA310 FAMILY

## REGISTER 19-3: MDCAR: MODULATOR CARRIER CONTROL REGISTER

| R/W-x | R/W-x | R/W-x | U-0 | R/W-x | R/W | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHODIS | CHPOL | CHSYNC | - | $\mathrm{CH}^{(1)}$ | $\mathrm{CH}^{(1)}$ | $\mathrm{CH} 1^{(1)}$ | $\mathrm{CH} 0^{(1)}$ |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-x | R/W-x | U-0 | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLODIS | CLPOL | CLSYNC | - | $\mathrm{CL3}{ }^{(1)}$ | CL2 ${ }^{(1)}$ | $\mathrm{CL1}{ }^{(1)}$ | $\mathrm{CLO}{ }^{(1)}$ |
| bit $7 \times$ bit |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as '0' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown


| bit 15 | CHODIS: Modulator High Carrier Output Disable bit |
| :---: | :---: |
|  | $1=$ Output signal driving the peripheral output pin (selected by $\mathrm{CH}<3: 0>$ ) is disabled <br> $0=$ Output signal driving the peripheral output pin is enabled |
| bit 14 | CHPOL: Modulator High Carrier Polarity Select bit |
|  | 1 = Selected high carrier signal is inverted <br> $0=$ Selected high carrier signal is not inverted |
| bit 13 | CHSYNC: Modulator High Carrier Synchronization Enable bit |
|  | $1=$ Modulator waits for a falling edge on the high carrier before allowing a switch to the low carrier <br> $0=$ Modulator output is not synchronized to the high time carrier signal ${ }^{(1)}$ |
| bit 12 | Unimplemented: Read as ' 0 ' |
| bit 11-8 | CH<3:0> Modulator Data High Carrier Selection bits ${ }^{(1)}$ |
|  | 1111 |
|  | ... = Reserved |
|  | 1011 |
|  | 1010 = Output Compare/PWM Module 7 output |
|  | 1001 = Output Compare/PWM Module 6 output |
|  | 1000 = Output Compare/PWM Module 5 output |
|  | 0111 = Output Compare/PWM Module 4 output |
|  | 0110 = Output Compare/PWM Module 3 output |
|  | 0101 = Output Compare/PWM Module 2 output |
|  | 0100 = Output Compare/PWM Module 1 output |
|  | 0011 = Reference clock (REFO) output |
|  | 0010 = Input on MDCIN2 pin |
|  | 0001 = Input on MDCIN1 pin |
|  | 0000 = Vss |
| bit 7 | CLODIS: Modulator Low Carrier Output Disable bit |
|  | $1=$ Output signal driving the peripheral output pin (selected by $\mathrm{CL}<3: 0>$ ) is disabled <br> $0=$ Output signal driving the peripheral output pin is enabled |
| bit 6 | CLPOL: Modulator Low Carrier Polarity Select bit |
|  | 1 = Selected low carrier signal is inverted |
|  | 0 = Selected low carrier signal is not inverted |
| bit 5 | CLSYNC: Modulator Low Carrier Synchronization Enable bit |
|  | 1 = Modulator waits for a falling edge on the low carrier before allowing a switch to the high carrier <br> $0=$ Modulator output is not synchronized to the low time carrier signal ${ }^{(1)}$ |
| bit 4 | Unimplemented: Read as '0' |
| bit 3-0 | CL<3:0> Modulator Data Low Carrier Selection bits ${ }^{(1)}$ |
|  | Bit settings are identical to those for $\mathrm{CH}<3: 0>$. |

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

### 20.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 42. "Enhanced Parallel Master Port (EPMP)" (DS39730). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each chip select, and then assigning each chip select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.
Key features of the EPMP module are:

- Extended Data Space (EDS) interface allows direct access from the CPU
- Up to 23 Programmable Address Lines
- Up to 2 Chip Select lines
- Up to 2 Acknowledgement Lines
(one per chip select)
- 4-bit, 8 -bit or 16 -bit wide Data Bus
- Programmable Strobe Options (per chip select)
- Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States
- Programmable Data Wait States (per chip select)
- Programmable Polarity on Control Signals (per chip select)
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support
- Address Support
- 4-Byte Deep Auto-Incrementing Buffer


### 20.1 Specific Package Variations

While all PIC24FJ128GA310 family devices implement the EPMP, I/O pin constraints place some limits on 16-Bit Master mode operations in some package types. This is reflected in the number of dedicated Chip Select pins implemented and the number of dedicated address lines that are available. The differences are summarized in Table 20-1. All available EPMP pin functions are summarized in Table 20-2.
For 64-pin devices, the dedicated Chip Select pins (PMCS1 and PMCS2) are not implemented. In addition, only 16 address lines ( $\mathrm{PMA}<15: 0>$ ) are available. If required, PMA14 and PMA15 can be remapped to function as PMCS1 and PMCS2, respectively.
For 80-pin devices, the dedicated PMCS2 pin is not implemented. It also only implements 16 address lines (PMA<15:0>). If required, PMA15 can be remapped to function as PMCS2.

The memory space addressable by the device depends on the number of address lines available, as well as the number of Chip Select signals required for the application. Devices with lower pin counts are more affected by Chip Select requirements, as these take away address lines. Table 20-1 shows the maximum addressable range for each pin count.

TABLE 20-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

| Device | Dedicated Chip Select |  | Address Lines | Address Range (bytes) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CS1 | CS2 |  | No CS | 1 CS | 2 CS |
| PIC24FJXXXGA306 (64-pin) | - | - | 16 | 64K | 32K | 16K |
| PIC24FJXXXGA308 (80-pin) | X | - | 16 | 64K |  | 32K |
| PIC24FJXXXGA310 (100-pin) | X | X | 23 | 16M |  |  |

## PIC24FJ128GA310 FAMILY

## TABLE 20-2: ENHANCED PARALLEL MASTER PORT PIN DESCRIPTIONS

| Pin Name (Alternate Function) | Type | Description |
| :---: | :---: | :---: |
| PMA<22:16> | 0 | Address Bus bits<22:16> |
| $\begin{aligned} & \text { PMA<15> } \\ & \text { (PMCS2) } \end{aligned}$ | 0 | Address Bus bit 15 |
|  | I/O | Data Bus bit 15 (16-bit port with multiplexed addressing) |
|  | 0 | Chip Select 2 (alternate location) |
| $\begin{aligned} & \text { PMA<14> } \\ & \text { (PMCS1) } \end{aligned}$ | 0 | Address Bus bit 14 |
|  | I/O | Data Bus bit 14 (16-bit port with multiplexed addressing) |
|  | 0 | Chip Select 1 (alternate location) |
| PMA<13:8> | 0 | Address Bus bits<13:8> |
|  | I/O | Data Bus bits<13:8> (16-bit port with multiplexed addressing) |
| PMA<7:3> | 0 | Address Bus bits<7:3> |
| $\begin{aligned} & \hline \text { PMA<2> } \\ & \text { (PMALU) } \end{aligned}$ | 0 | Address Bus bit 2 |
|  | 0 | Address Latch Upper Strobe for Multiplexed Address |
| PMA<1> <br> (PMALH) | 1/O | Address Bus bit 1 |
|  | 0 | Address Latch High Strobe for Multiplexed Address |
| PMA<0> <br> (PMALL) | I/O | Address Bus bit 0 |
|  | 0 | Address Latch Low Strobe for Multiplexed Address |
| PMD<15:8> | I/O | Data Bus bits<15:8> (demultiplexed addressing) |
| PMD<7:4> | I/O | Data Bus bits<7:4> |
|  | 0 | Address Bus bits<7:4> (4-bit port with 1-phase multiplexed addressing) |
| PMD<3:0> | I/O | Data Bus bits<3:0> |
| PMCS1 ${ }^{(1)}$ | I/O | Chip Select 1 |
| PMCS2 ${ }^{(2)}$ | 0 | Chip Select 2 |
| PMWR | I/O | Write Strobe ${ }^{(3)}$ |
| (PMENB) | I/O | Enable Signal ${ }^{(3)}$ |
| PMRD | I/O | Read Strobe ${ }^{(3)}$ |
| (PMRD/()MWR) | I/O | Read/Write Signal ${ }^{(3)}$ |
| PMBE1 | 0 | Byte Indicator |
| PMBE0 | 0 | Nibble or Byte Indicator |
| PMACK1 | 1 | Acknowledgment Signal 1 |
| PMACK2 | 1 | Acknowledgment Signal 2 |

Note 1: These pins are implemented in 80-pin and 100-pin devices only.
2: These pins are implemented in 100-pin devices only.
3: Signal function depends on the setting of the MODE<1:0> and SM bits (PMCON1<9:8> and PMCSxCF<8>).

REGISTER 20-1: PMCON1: EPMP CONTROL REGISTER 1


## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 PMPEN: Parallel Master Port Enable bit
1 = EPMP is enabled
$0=$ EPMP is disabled
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 PSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
$0=$ Continue module operation in Idle mode
bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
11 = Lower address bits are multiplexed with data bits using 3 address phases
$10=$ Lower address bits are multiplexed with data bits using 2 address phases
$01=$ Lower address bits are multiplexed with data bits using 1 address phase
00 = Address and data appear on separate pins
bit $10 \quad$ Unimplemented: Read as ' 0 '
bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
11 = Master mode
10 = Enhanced PSP; pins used are PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>
01 = Buffered PSP; pins used are PMRD, PMWR, PMCS and PMD<7:0>
00 = Legacy Parallel Slave Port; PMRD, PMWR, PMCS and PMD<7:0> pins are used
bit 7-6
CSF<1:0>: Chip Select Function bits
11 = Reserved
$10=$ PMA $<15>$ is used for Chip Select 2, PMA<14> is used for Chip Select 1
$01=$ PMA<15> is used for Chip Select 2, PMCS1 is used for Chip Select 1
$00=$ PMCS2 is used for Chip Select 2, PMCS1 is used for Chip Select 1
bit 5 ALP: Address Latch Polarity bit
$1=$ Active-high (PMALL, PMALH and PMALU)
$0=$ Active-low (PMALL,$\overline{\text { PMALH }}$ and $\overline{\text { PMALU }})$
bit 4 ALMODE: Address Latch Strobe Mode bit
1 = Enable "smart" address strobes (each address phase is only present if the current access would cause a different address in the latch than the previous address)
0 = Disable "smart" address strobes
bit $3 \quad$ Unimplemented: Read as ' 0 '
bit 2 BUSKEEP: Bus Keeper bit
1 = Data bus keeps its last value when not actively being driven
$0=$ Data bus is in a high-impedance state when not actively being driven
bit 1-0
IRQM<1:0>: Interrupt Request Mode bits
11 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode),
or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)
10 = Reserved
$01=$ Interrupt is generated at the end of a read/write cycle
$00=$ No interrupt is generated

## PIC24FJ128GA310 FAMILY

REGISTER 20-2: PMCON2: EPMP CONTROL REGISTER 2

| R-0, HSC | U-0 | R/C-0, HS | R/C-0, HS | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BUSY | - | ERROR | TIMEOUT | - | - | - | - |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RADDR23 ${ }^{(1)}$ | RADDR22 ${ }^{(1)}$ | RADDR21 ${ }^{(1)}$ | RADDR20 ${ }^{(1)}$ | RADDR19(1) | RADDR18 ${ }^{(1)}$ | RADDR17 ${ }^{(1)}$ | RADDR16 ${ }^{(1)}$ |
| bit 7 |  |  |  |  |  |  | bit 0 |


| Legend: | HS = Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 BUSY: Busy bit (Master mode only)
1 = Port is busy
$0=$ Port is not busy
bit 14
Unimplemented: Read as ' 0 '
bit 13
ERROR: Error bit
1 = Transaction error (illegal transaction was requested)
0 = Transaction completed successfully
bit 12
TIMEOUT: Time-out bit
1 = Transaction timed out
$0=$ Transaction completed successfully
bit 11-8 Unimplemented: Read as ' 0 '
bit 7-0 RADDR<23:16>: Parallel Master Port Reserved Address Space bits ${ }^{(1)}$
Note 1: If RADDR<23:16> $=00000000$, then the last EDS address for Chip Select 2 will be FFFFFFh.

REGISTER 20-3: PMCON3: EPMP CONTROL REGISTER 3

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTWREN | PTRDEN | PTBE1EN | PTBE0EN | - | AWAITM1 | AWAITM0 | AWAITE |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | PTEN22 ${ }^{(1)}$ | PTEN21 ${ }^{(1)}$ | PTEN20 ${ }^{(1)}$ | PTEN19 ${ }^{(1)}$ | PTEN18 ${ }^{(1)}$ | PTEN17 ${ }^{(1)}$ | PTEN16 ${ }^{(1)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 PTWREN: Write/Enable Strobe Port Enable bit
$1=P M W R / P M E N B$ port is enabled
$0=$ PMWR/PMENB port is disabled
bit 14 PTRDEN: Read/Write Strobe Port Enable bit
$1=\mathrm{PMRD} / \overline{\mathrm{PMWR}}$ port is enabled
$0=$ PMRD/PMWR port is disabled
bit 13 PTBE1EN: High Nibble/Byte Enable Port Enable bit
1 = PMBE1 port is enabled
$0=$ PMBE1 port is disabled
bit 12 PTBEOEN: Low Nibble/Byte Enable Port Enable bit
$1=$ PMBE0 port is enabled
$0=$ PMBE0 port is disabled
bit 11 Unimplemented: Read as ' 0 '
bit 10-9 AWAITM<1:0>: Address Latch Strobe Wait States bits
$11=$ Wait of $31 / 2$ TCY
$10=$ Wait of $21 / 2$ TCY
01 = Wait of $11 / 2$ TCY
$00=$ Wait of $1 / 2$ TcY
bit bit 8 AWAITE: Address Hold After Address Latch Strobe Wait States bits
$1=$ Wait of $11 / 4 \mathrm{TcY}$
$0=$ Wait of $1 / 4$ TCY
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6-0 PTEN<22:16>: EPMP Address Port Enable bits ${ }^{(1)}$
$1=P M A<22: 16>$ function as EPMP address lines
$0=$ PMA<22:16> function as port I/Os
Note 1: These bits are not available in 80 and 64-pin devices (PIC24FJXXXGA306, PIC24FJXXXGA308).

## PIC24FJ128GA310 FAMILY

REGISTER 20-4: PMCON4: EPMP CONTROL REGISTER 4

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTEN15 | PTEN14 | PTEN13 | PTEN12 | PTEN11 | PTEN10 | PTEN9 | PTEN8 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PTEN7 | PTEN6 | PTEN5 | PTEN4 | PTEN3 | PTEN2 | PTEN1 | PTEN0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |


| bit 15 | PTEN15: PMA15 Port Enable bit |
| :---: | :---: |
|  | $1=$ PMA15 functions as either Address Line 15 or Chip Select 2 <br> $0=$ PMA15 functions as port I/O |
| bit 14 | PTEN14: PMA14 Port Enable bit |
|  | $1=$ PMA14 functions as either Address Line 14 or Chip Select 1 <br> $0=$ PMA14 functions as port I/O |
| bit 13-3 | PTEN<13:3>: EPMP Address Port Enable bits |
|  | $\begin{aligned} & 1=P M A<13: 3>\text { function as EPMP address lines } \\ & 0=\text { PMA<13:3> function as port } 1 / O s \end{aligned}$ |
| bit 2-0 | PTEN<2:0>: PMALU/PMALH/PMALL Strobe Enable bits |
|  | $1=\mathrm{PMA}<2: 0>$ function as either address lines or address latch strobes $0=\mathrm{PMA}<2: 0>$ function as port I/Os |

REGISTER 20-5: PMCSxCF: CHIP SELECT x CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSDIS | CSP | CSPTEN | BEP | - | WRSP | RDSP | SM |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 <br> ACKP PTSZ1 PTSZ0 - - - - <br> bit 7       |  |  |  |  |  |  |  |$.$| U-0 |
| :--- |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15 CSDIS: Chip Select x Disable bit
1 = Disable the Chip Select $x$ functionality
$0=$ Enable the Chip Select $x$ functionality
bit 13 CSPTEN: PMCSx Port Enable bit
bit $9 \quad$ RDSP: Chip Select x Read Strobe Polarity bit
bit 14
bit 12
bit 11
bit 8
bit 7
bit 6-5
bit 4-0

CSP: Chip Select x Polarity bit
1 = Active-high (PMCSx)
0 = Active-low (PMCSx)

1 = PMCSx port is enabled
$0=$ PMCSx port is disabled
BEP: Chip Select x Nibble/Byte Enable Polarity bit
$1=$ Nibble/Byte enable is active-high (PMBE0, PMBE1)
$0=$ Nibble/Byte enable is active-low (PMBE0, $\overline{\text { PMBE1 }})$

WRSP: Chip Select x Write Strobe Polarity bit
For Slave modes and Master mode when $\mathrm{SM}=0$ :
$1=$ Write strobe is active-high (PMWR)
$0=$ Write strobe is active-low (PMWR)
For Master mode when $\mathrm{SM}=1$ :
1 = Enable strobe is active-high (PMENB)
$0=$ Enable strobe is active-low (PMENB)

For Slave modes and Master mode when SM = 0:
$1=$ Read strobe is active-high (PMRD)
$0=$ Read strobe is active-low (PMRD)
For Master mode when SM = 1:
1 = Read/write strobe is active-high (PMRD/PMWR)
$0=$ Read/Write strobe is active-low ( $\overline{\mathrm{PMRD}} / \mathrm{PMWR}$ )

## PIC24FJ128GA310 FAMILY

REGISTER 20-6: PMCSxBS: CHIP SELECT x BASE ADDRESS REGISTER ${ }^{(2)}$

| R/W ${ }^{(1)}$ | R/W ${ }^{(1)}$ | $\mathrm{R} / \mathrm{W}^{(1)}$ | R/W ${ }^{(1)}$ | R/W ${ }^{(1)}$ | R/W ${ }^{(1)}$ | R/W ${ }^{(1)}$ | $\mathrm{R} / \mathrm{W}^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BASE23 | BASE22 | BASE21 | BASE20 | BASE19 | BASE18 | BASE17 | BASE16 |
| bit 15 bit 8 |  |  |  |  |  |  |  |



## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15-8 | BASE<23:15>: Chip Select x Base Address bits ${ }^{(1)}$ |
| :--- | :--- |
| bit 6-0 | Unimplemented: Read as ‘0' |

Note 1: The value at POR is 0080 h for PMCS1BS and 0880h for PMCS2BS.
2: If the whole PMCS2BS register is written together as $0 \times 0000$, then the last EDS address for the Chip Select 1 will be FFFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

REGISTER 20-7: PMCSxMD: CHIP SELECT x MODE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACKM1 | ACKM0 | AMWAIT2 | AMWAIT1 | AMWAIT0 | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWAITB1 | DWAITB0 | DWAITM3 | DWAITM2 | DWAITM1 | DWAITM0 | DWAITE1 | DWAITE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ = Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-14 ACKM<1:0>: Chip Select $x$ Acknowledge Mode bits
11 = Reserved
$10=$ PMACKx is used to determine when a read/write operation is complete
$01=$ PMACKx is used to determine when a read/write operation is complete with time-out (If DWAITM<3:0> = 0000, the maximum time-out is 255 TcY or else it is DWAITM<3:0> cycles.)
$00=$ PMACKx is not used
bit 13-11 AMWAIT<2:0>: Chip Select $x$ Alternate Master Wait States bits
111 = Wait of 10 alternate master cycles
...
$001=$ Wait of 4 alternate master cycles
$000=$ Wait of 3 alternate master cycles
bit 10-8 Unimplemented: Read as ' 0 '
bit 7-6 DWAITB<1:0>: Chip Select x Data Setup Before Read/Write Strobe Wait States bits
$11=$ Wait of $31 / 4$ TCY
$10=$ Wait of $21 / 4$ TCY
$01=$ Wait of $11 / 4$ TCY
$00=$ Wait of $1 / 4$ TCY
bit 5-2 DWAITM<3:0>: Chip Select $\times$ Data Read/Write Strobe Wait States bits
For Write Operations:
$1111=$ Wait of $151 / 2$ TCY
$0001=$ Wait of $11 / 2$ TCY
$0000=$ Wait of $1 / 2$ TCY
For Read Operations:
$1111=$ Wait of $153 / 4 \mathrm{TCY}$
$0001=$ Wait of $13 / 4$ TCY
$0000=$ Wait of $3 / 4$ TCY
bit 1-0 DWAITE<1:0>: Chip Select $x$ Data Hold After Read/Write Strobe Wait States bits
For Write Operations:
$11=$ Wait of $31 / 4$ TCY
$10=$ Wait of $21 / 4$ TCY
$01=$ Wait of $11 / 4$ TCY
$00=$ Wait of $1 / 4$ Tcy
For Read Operations:
11 = Wait of 3 Tcy
$10=$ Wait of 2 TCY
$01=$ Wait of 1 TCY
$00=$ Wait of 0 TCY

## PIC24FJ128GA310 FAMILY

REGISTER 20-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

| R-0, HSC | R/W-0 HS | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IBF | IBOV | - | - | $\mathrm{IB3F}^{(\mathbf{1})}$ | $\mathrm{IB2F}^{(1)}$ | $\mathrm{IB1F}^{(\mathbf{1})}$ | $\mathrm{IBOF}^{(\mathbf{1})}$ |
| bit 15 |  |  |  |  |  |  |  |


| R-1, HSC | R/W-0 HS | U-0 | U-0 | R-1, HSC | R-1, HSC | R-1, HSC | R-1, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OBE | OBUF | - | - | OB3E | OB2E | OB1E | OB0E |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HS = Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |

bit 15 IBF: Input Buffer Full Status bit
1 = All writable Input Buffer registers are full
$0=$ Some or all of the writable Input Buffer registers are empty
bit 14
IBOV: Input Buffer Overflow Status bit
1 = A write attempt to a full Input register occurred (must be cleared in software)
0 = No overflow occurred
bit 13-12 Unimplemented: Read as ' 0 '
bit 11-8 IB3F:IB0F: Input Buffer $x$ Status Full bits ${ }^{(1)}$
1 = Input buffer contains unread data (reading the buffer will clear this bit)
0 = Input buffer does not contain unread data
bit 7 OBE: Output Buffer Empty Status bit
1 = All readable Output Buffer registers are empty
$0=$ Some or all of the readable Output Buffer registers are full
bit 6 OBUF: Output Buffer Underflow Status bit
1 = A read occurred from an empty output register (must be cleared in software)
0 = No underflow occurred
bit 5-4 Unimplemented: Read as ' 0 '
bit 3-0 OB3E:OB0E: Output Buffer $x$ Status Empty bit
1 = Output buffer is empty (writing data to the buffer will clear this bit)
$0=$ Output buffer contains untransmitted data
Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the word (Byte 0 and 1 , or Byte 2 and 3 ) get cleared, even on byte reading.

## REGISTER 20-9: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | PMPTTL |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-1 Unimplemented: Read as ' 0 '
bit $0 \quad$ PMPTTL: EPMP Module TTL Input Buffer Select bit
1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers
$0=$ EPMP module inputs use Schmitt Trigger input buffers

NOTES:

### 21.0 LIQUID CRYSTAL DISPLAY (LCD) CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 52. "Liquid Crystal Display (LCD)" (DS39740). The information in this data sheet supersedes the information in the FRM.

The Liquid Crystal Display (LCD) Controller generates the data and timing control required to directly drive a static or multiplexed LCD panel. In 100-pin devices (PIC24FJXXXGA310), the module can drive panels of up to eight commons and up to 60 segments when 5 to 8 commons are used, or up to 64 segments when 1 to 4 commons are used.

The module has these features:

- Direct driving of LCD panel
- Three LCD clock sources with selectable prescaler
- Up to eight commons:
- Static (One common)
- 1/2 multiplex (two commons)
- 1/3 multiplex (three commons)
- 1/8 multiplex (eight commons)
- Ability to drive from 30 (in 64 -pin devices) to 64 (100-pin) segments, depending on the Multiplexing mode selected
- Static, $1 / 2$ or $1 / 3$ LCD bias
- On-chip bias generator with dedicated charge pump to support a range of fixed and variable bias options
- Internal resistors for bias voltage generation
- Software contrast control for LCD using internal biasing
A simplified block diagram of the module is shown in Figure 21-1.

FIGURE 21-1: LCD CONTROLLER MODULE BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

### 21.1 Registers

The LCD controller has up to 40 registers:

- LCD Control Register (LCDCON)
- LCD Charge Pump Control Register (LCDREG)
- LCD Phase Register (LCDPS)
- LCD Voltage Ladder Control Register (LCDREF)
- Four LCD Segment Enable Registers (LCDSE3:LCDSE0)
- Up to 32 LCD Data Registers (LCDDATA31:LCDDATA0)

REGISTER 21-1: LCDCON: LCD CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDEN | - | LCDSIDL | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 |  |  |  |  |  |  |  |  |  | R/W-0 | R/C-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SLPEN | WERR | CS1 | CS0 | LMUX2 | LMUX1 | LMUX0 |  |  |  |  |  |  |  |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown $\quad$.

bit 15 LCDEN: LCD Driver Enable bit
$1=\mathrm{LCD}$ driver module is enabled
$0=$ LCD driver module is disabled
bit $14 \quad$ Unimplemented: Read as '0'
bit 13 LCDSIDL: Stop LCD Drive in CPU Idle Mode Control bit
1 = LCD driver Halts in CPU Idle mode
$0=$ LCD driver continues to operate in CPU Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 SLPEN: LCD Driver Enable in Sleep mode bit
$1=$ LCD driver module is disabled in Sleep mode
$0=$ LCD driver module is enabled in Sleep mode
bit 5 WERR: LCD Write Failed Error bit
$1=$ LCDDATAx register is written while WA (LCDPS $<4>$ ) $=0$ (must be cleared in software)
$0=$ No LCD write error
bit 4-3 CS<1:0>: Clock Source Select bits
$00=$ FRC
01 = LPRC
$1 \mathrm{x}=\mathrm{SOSC}$

## REGISTER 21-1: LCDCON: LCD CONTROL REGISTER (CONTINUED)

LMUX<2:0>: Commons Select bits

| LMUX<2:0> | Multiplex | Bias |
| :---: | :---: | :---: |
| 111 | $1 / 8 \mathrm{MUX}(\mathrm{COM}<7: 0>)$ | $1 / 3$ |
| 110 | $1 / 7 \mathrm{MUX}(\mathrm{COM}<6: 0>)$ | $1 / 3$ |
| 101 | $1 / 6 \mathrm{MUX}(\mathrm{COM}<5: 0>)$ | $1 / 3$ |
| 100 | $1 / 5 \mathrm{MUX}(\mathrm{COM}<4: 0>)$ | $1 / 3$ |
| 011 | $1 / 4 \mathrm{MUX}(\mathrm{COM}<3: 0>)$ | $1 / 3$ |
| 010 | $1 / 3 \mathrm{MUX}(\mathrm{COM}<2: 0>)$ | $1 / 2$ or $1 / 3$ |
| 001 | $1 / 2 \mathrm{MUX}(\mathrm{COM}<1: 0>)$ | $1 / 2$ or $1 / 3$ |
| 000 | Static $(\mathrm{COM} 0)$ | Static |

Note: For multiplex above 4 commons, COM4, COM5, COM6 and COM7 also have segment functionality. Therefore, if the COM is enabled in multiplexing, the segment will not be available on that pin.

## PIC24FJ128GA310 FAMILY

REGISTER 21-2: LCDREG: LCD CHARGE PUMP CONTROL REGISTER


| bit 15 | CPEN: 3.6V Charge Pump Enable bit ${ }^{(1)}$ |
| :---: | :---: |
|  | $1=$ The regulator generates the highest (3.6V) voltage <br> $0=$ Highest voltage in the system is supplied externally (AVDD) |
| bit 14-6 | Unimplemented: Read as '0' |
| bit 5-3 | BIAS<2:0>: Regulator Voltage Output Control bits |
|  | $111=3.60 \mathrm{~V}$ peak (offset on LCDBIASO of OV) |
|  | $110=3.47 \mathrm{~V}$ peak (offset on LCDBIASO of 0.13 V ) |
|  | $101=3.34 \mathrm{~V}$ peak (offset on LCDBIASO of 0.26 V ) |
|  | $100=3.21 \mathrm{~V}$ peak (offset on LCDBIASO of 0.39V) |
|  | $011=3.08 \mathrm{~V}$ peak (offset on LCDBIASO of 0.52V) |
|  | $010=2.95 \mathrm{~V}$ peak (offset on LCDBIASO of 0.65 V ) |
|  | $001=2.82 \mathrm{~V}$ peak (offset on LCDBIASO of 0.78 V ) |
|  | $000=2.69 \mathrm{~V}$ peak (offset on LCDBIASO of 0.91V) |
| bit 2 | MODE13: 1/3 LCD Bias Enable bit |
|  | $1=$ Regulator output supports $1 / 3 \mathrm{LCD}$ Bias mode |
|  | 0 = Regulator output supports Static LCD Bias mode |
| bit 1-0 | CLKSEL<1:0>: Regulator Clock Select Control bits |
|  | 11 = LPRC 31 kHz |
|  | $10=8 \mathrm{MHz} \mathrm{FRC}$ |
|  | 01 = SOSC |
|  | $00=$ Disable regulator and float regulator voltage output |

Note 1: When using the charge pump, the LCDBIASx pins and the VLCAP1/VLACAP2 pins should be made analog, and the respective TRIS bits should be set as inputs.

## REGISTER 21-3: LCDPS: LCD PHASE REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WFT | BIASMD | LCDA | WA | LP3 | LP2 | LP1 | LP0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown 9.


| bit 15-8 | Unimplemented: Read as ' 0 ' |
| :---: | :---: |
| bit 7 | WFT: Waveform Type Select bit |
|  | 1 = Type-B waveform (phase changes on each frame boundary) <br> 0 = Type-A waveform (phase changes within each common type) |
| bit 6 | BIASMD: Bias Mode Select bit |
|  | When LMUX<2:0> $=000$ or 011 through 111: |
|  | 0 = Static Bias mode (do not set this bit to ' 1 ') |
|  | When LMUX<2:0> $=001$ or 010: |
|  | $1=1 / 2$ Bias mode |
|  | $0=1 / 3$ Bias mode |
| bit 5 | LCDA: LCD Active Status bit |
|  | $1=$ LCD driver module is active |
|  | $0=$ LCD driver module is inactive |
| bit 4 | WA: LCD Write Allow Status bit |
|  | $1=$ Write into the LCDDATAx registers is allowed |
|  | $0=$ Write into the LCDDATAx registers is not allowed |
| bit 3-0 | LP<3:0>: LCD Prescaler Select bits |
|  | $1111=1: 16$ |
|  | $1110=1: 15$ |
|  | $1101=1: 14$ |
|  | $1100=1: 13$ |
|  | $1011=1: 12$ |
|  | $1010=1: 11$ |
|  | $1001=1: 10$ |
|  | $1000=1: 9$ |
|  | $0111=1: 8$ |
|  | $0110=1: 7$ |
|  | $0101=1: 6$ |
|  | $0100=1: 5$ |
|  | $0011=1: 4$ |
|  | $0010=1: 3$ |
|  | $0001=1: 2$ |
|  | $0000=1: 1$ |

## PIC24FJ128GA310 FAMILY

REGISTER 21-4: LCDSEx: LCD SEGMENT x ENABLE REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S E(n+15)$ | $S E(n+14)$ | $S E(n+13)$ | $S E(n+12)$ | $S E(n+11)$ | $S E(n+10)$ | $S E(n+9)$ | $S E(n+8)$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SE $(n+7)$ | $S E(n+6)$ | $S E(n+5)$ | $S E(n+4)$ | $S E(n+3)$ | $S E(n+2)$ | $S E(n+1)$ | $S E(n)$ |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 7-0 SE( $\mathbf{n}+\mathbf{1 5 )}$ :SE( $\mathbf{n})$ : Segment Enable bits
For LCDSE0: $\mathrm{n}=0$
For LCDSE1: $\mathrm{n}=16$
For LCDSE2: $\mathrm{n}=32$
For LCDSE3: $\mathrm{n}=48^{(1)}$
1 = Segment function of the pin is enabled, digital I/O is disabled
$0=$ Segment function of the pin is disabled, digital I/O is enabled
Note 1: For the SEG49 to work correctly, the JTAG needs to be disabled.

REGISTER 21-5: LCDDATAx: LCD DATA x REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S(n+15)Cy | S(n+14)Cy | S(n+13)Cy | S(n+12)Cy | S(n+11)Cy | S(n+10)Cy | S(n+9)Cy | S(n+8)Cy |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}(\mathrm{n}+7) \mathrm{Cy}$ | S( $\mathrm{n}+6$ ) Cy | $\mathrm{S}(\mathrm{n}+5) \mathrm{Cy}$ | S(n+4)Cy | $\mathrm{S}(\mathrm{n}+3) \mathrm{Cy}$ | $\mathrm{S}(\mathrm{n}+2) \mathrm{Cy}$ | S( $\mathrm{n}+1$ ) Cy | S(n)Cy |
| bit $7 \times$ bit |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-0 $\quad \mathbf{S}(\mathbf{n}+\mathbf{1 5 )} \mathbf{C y}: \mathbf{S ( n ) C y}$ : Pixel On bits
For registers, LCDDATA0 through LCDDATA3: $\mathrm{n}=(16 \mathrm{x}), \mathrm{y}=0$
For registers, LCDDATA4 through LCDDATA7: $n=(16(x-4)), y=1$
For registers, LCDDATA8 through LCDDATA11: $\mathrm{n}=(16(\mathrm{x}-8)), \mathrm{y}=2$
For registers, LCDDATA12 through LCDDATA15: $n=(16(x-12)), y=3$
For registers, LCDDATA16 through LCDDATA19: $\mathrm{n}=(16(\mathrm{x}-16)), \mathrm{y}=4$
For registers, LCDDATA20 through LCDDATA23: $\mathrm{n}=(16(x-20)), \mathrm{y}=5$
For registers, LCDDATA24 through LCDDATA27: $n=(16(x-24)), y=6$
For registers, LCDDATA28 through LCDDATA31: $\mathrm{n}=(16(\mathrm{x}-28)), \mathrm{y}=7$
1 = Pixel is on
$0=$ Pixel is off

## PIC24FJ128GA310 FAMILY

TABLE 21-1: LCDDATA REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS

| COM Lines | Segments |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 to 15 | 16 to 31 | 32 to 47 | 48 to 64 |
| 0 | $\begin{aligned} & \text { LCDDATAO } \\ & \text { S00C0:S15C0 } \end{aligned}$ | $\begin{gathered} \text { LCDDATA1 } \\ \text { S16C0:S31C0 } \end{gathered}$ | $\begin{gathered} \hline \text { LCDDATA2 } \\ \text { S32C0:S47C0 } \end{gathered}$ | $\begin{gathered} \hline \text { LCDDATA3 } \\ \text { S48C0:S63C0 } \end{gathered}$ |
| 1 | LCDDATA4 S00C1:S15C1 | $\begin{gathered} \text { LCDDATA5 } \\ \text { S16C1:S31C1 } \end{gathered}$ | LCDDATA6 S32C1:S47C1 | $\begin{gathered} \hline \text { LCDDATA7 } \\ \text { S48C1:S63C1 } \end{gathered}$ |
| 2 | LCDDATA8 S00C2:S15C2 | $\begin{gathered} \text { LCDDATA9 } \\ \text { S16C2:S31C2 } \end{gathered}$ | LCDDATA10 S32C2:S47C2 | $\begin{aligned} & \text { LCDDATA11 } \\ & \text { S48C2:S63C2 } \end{aligned}$ |
| 3 | LCDDATA12 | LCDDATA13 S16C3:S31C3 | LCDDATA14 S32C3:S47C3 | LCDDATA15 <br> S48C3:S63C3 |
| 4 | LCDDATA16 S00C4:S15C4 | LCDDATA17 S16C4:S31C4 | LCDDATA18 S32C4:S47C4 | LCDDATA19 <br> S48C4:S59C4 |
| 5 | $\begin{aligned} & \text { LCDDATA20 } \\ & \text { S00C5:S15C5 } \end{aligned}$ | LCDDATA21 S16C5:S31C5 | LCDDATA22 <br> S32C5:S47C5 | LCDDATA23 S48C5:S69C5 |
| 6 | LCDDATA24 <br> S00C6:S15C6 | $\begin{aligned} & \hline \text { LCDDATA25 } \\ & \text { S16C6:S31C6 } \end{aligned}$ | LCDDATA26 S32C6:S47C6 | LCDDATA27 S48C6:S59C6 |
| 7 | LCDDATA28 <br> S00C7:S15C7 | LCDDATA29 S16C7:S31C7 | LCDDATA30 S32C7:S47C7 | LCDDATA31 S48C7:S59C7 |

## PIC24FJ128GA310 FAMILY

REGISTER 21-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDIRE | - | LCDCST2 | LCDCST1 | LCDCST0 | VLCD3PE $^{(\mathbf{1})}$ | VLCD2E $^{(\mathbf{1})}$ | VLCD1E $^{(\mathbf{1})}$ |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LRLAP1 | LRLAP0 | LRLBP1 | LRLBP0 | - | LRLAT2 | LRLAT1 | LRLAT0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' $=$ Bit is cleared |


| bit 15 | LCDIRE: LCD Internal Reference Enable bit |
| :---: | :---: |
|  | $1=$ Internal LCD reference is enabled and connected to the internal contrast control circuit $0=$ Internal LCD reference is disabled |
| bit 14 | Unimplemented: Read as '0' |
| bit 13-11 | LCDCST<2:0>: LCD Contrast Control bits |
|  | Selects the resistance of the LCD contrast control resistor ladder: |
|  | 111 = Resistor ladder is at maximum resistance (minimum contrast) |
|  | $110=$ Resistor ladder is at $6 / 7$ th of maximum resistance |
|  | $101=$ Resistor ladder is at $5 / 7$ th of maximum resistance |
|  | $100=$ Resistor ladder is at 4/7th of maximum resistance |
|  | 011 = Resistor ladder is at 3/7th of maximum resistance |
|  | $010=$ Resistor ladder is at $2 / 7$ th of maximum resistance |
|  | 001 = Resistor ladder is at $1 / 7$ th of maximum resistance |
|  | 000 = Minimum resistance (maximum contrast); resistor ladder is shorted |
| bit 10 | VLCD3PE: Bias 3 Pin Enable bit ${ }^{(1)}$ |
|  | $1=$ Bias 3 level is connected to the external pin, LCDBIAS3 |
|  | $0=$ Bias 3 level is internal (internal resistor ladder) |
| bit 9 | VLCD2PE: Bias 2 Pin Enable bit ${ }^{(1)}$ |
|  | 1 = Bias 2 level is connected to the external pin, LCDBIAS2 |
|  | $0=$ Bias 2 level is internal (internal resistor ladder) |
| bit 8 | VLCD1PE: Bias 1 Pin Enable bit ${ }^{(1)}$ |
|  | 1 = Bias 1 level is connected to the external pin, LCDBIAS1 |
|  | $0=$ Bias 1 level is internal (internal resistor ladder) |
| bit 7-6 | LRLAP<1:0>: LCD Reference Ladder A Time Power Control bits |
|  | During Time Interval A : |
|  | 11 = Internal LCD reference ladder is powered in High-Power mode |
|  | 10 = Internal LCD reference ladder is powered in Medium Power mode |
|  | 01 = Internal LCD reference ladder is powered in Low-Power mode |
|  | $00=$ Internal LCD reference ladder is powered down and unconnected |
| bit 5-4 | LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits |
|  | During Time Interval B: |
|  | 11 = Internal LCD reference ladder is powered in High-Power mode |
|  | 10 = Internal LCD reference ladder is powered in Medium Power mode |
|  | 01 = Internal LCD reference ladder is powered in Low-Power mode |
|  | $00=$ Internal LCD reference ladder is powered down and unconnected |
| bit 3 | Unimplemented: Read as ' 0 ' |

Note 1: When using the external resistor ladder biasing, the LCDBIASx pins should be made analog and the respective TRIS bits should be set as inputs.

## REGISTER 21-6: LCDREF: LCD REFERENCE LADDER CONTROL REGISTER (CONTINUED)

bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits
Sets the number of 32 clock counts when the A Time Interval Power mode is active.
For Type-A Waveforms (WFT = 0):
$111=$ Internal LCD reference ladder is in A Power mode for 7 clocks and $B$ Power mode for 9 clocks $110=$ Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 10 clocks $101=$ Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 11 clocks $100=$ Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 12 clocks $011=$ Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 13 clocks $010=$ Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 14 clocks $001=$ Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 15 clocks $000=$ Internal LCD reference ladder is always in B Power mode
For Type-B Waveforms (WFT = 1):
111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 25 clocks $110=$ Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 26 clocks $101=$ Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 27 clocks $100=$ Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 28 clocks $011=$ Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 29 clocks $010=$ Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 30 clocks 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 31 clocks $000=$ Internal LCD reference ladder is always in B Power mode

Note 1: When using the external resistor ladder biasing, the LCDBIASx pins should be made analog and the respective TRIS bits should be set as inputs.

NOTES:

### 22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Real-Time Clock and Calendar, refer to the "PIC24F Family Reference Manual", Section 29. "Real-Time Clock and Calendar (RTCC)" (DS39696).

The RTCC provides the user with a Real-Time Clock and Calendar (RTCC) function that can be calibrated.
Key features of the RTCC module are:

- Operates in Deep Sleep mode
- Selectable clock source
- Provides hours, minutes and seconds using 24-hour format
- Visibility of one half second period
- Provides calendar - weekday, date, month and year
- Alarm-configurable for half a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month or one year
- Alarm repeat with decrementing counter
- Alarm with indefinite repeat chime
- Year 2000 to 2099 leap year correction
- BCD format for smaller software overhead
- Optimized for long-term battery operation
- User calibration of the 32.768 kHz clock crystal/32K INTRC frequency with periodic auto-adjust
- Optimized for long term battery operation
- Fractional second synchronization
- Calibration to within $\pm 2.64$ seconds error per month
- Calibrates up to 260 ppm of crystal error
- Ability to periodically wake up external devices without CPU intervention (external power control)
- Power control output for external circuit control
- Calibration takes effect every 15 seconds
- Runs from any one of the following:
- External Real-Time Clock (RTC) of 32.768 kHz
- Internal 31.25 kHz LPRC clock
- 50 Hz or 60 Hz external input


### 22.1 RTCC Source Clock

The user can select between the SOSC crystal oscillator, LPRC internal oscillator or an external $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ power line input as the clock reference for the RTCC module. This gives the user an option to trade off system cost, accuracy and power consumption, based on the overall system needs.

FIGURE 22-1: RTCC BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

### 22.2 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers


### 22.2.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 22-1).
By writing the RTCVALH byte, the RTCC Pointer value, the RTCPTR<1:0> bits decrement by one until they reach ' 00 '. Once they reach ' 00 ', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

| RTCPTR<1:0> | RTCC Value Register Window |  |
| :---: | :---: | :---: |
|  | RTCVAL<15:8> | RTCVAL<7:0> |
| 00 | MINUTES | SECONDS |
| 01 | WEEKDAY | HOURS |
| 10 | MONTH | DAY |
| 11 | - | YEAR |

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).
By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach ' 00 '. Once they reach ' 00 ', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 22-2: ALRMVAL REGISTER MAPPING

| ALRMPTR <br> $<1: 0>$ | Alarm Value Register Window |  |
| :---: | :---: | :---: |
|  | ALRMVAL<15:8> | ALRMVAL<7:0> |
| 00 | ALRMMIN | ALRMSEC |
| 01 | ALRMWD | ALRMHR |
| 10 | ALRMMNTH | ALRMDAY |
| 11 | - | - |

Considering that the 16 -bit core does not distinguish between 8 -bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes, the ALRMPTR<1:0> value will be decremented. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note: This only applies to read operations and not write operations.
22.2.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL1<13>) must be set (see Example 22-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL1<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 22-1.

### 22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the RTCLK<1:0> bits in the RTCPWC register. When the bits are set to ' 00 ', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are ' 01 ', LPRC is used as the reference clock. When RTCLK<1:0> = 10 and 11, the external power line ( 50 Hz and 60 Hz ) is used as the clock source.

## EXAMPLE 22-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL1, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```


### 22.3 Registers

### 22.3.1 RTCC CONTROL REGISTERS

REGISTER 22-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER ${ }^{(1)}$

| R/W-0 | U-0 | R/W-0 | R-0, HSC | R-0, HSC | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCEN $^{(2)}$ | - | RTCWREN | RTCSYNC | HALFSEC ${ }^{(3)}$ | RTCOE | RTCPTR1 | RTCPTR0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15 RTCEN: RTCC Enable bit ${ }^{(2)}$
$1=$ RTCC module is enabled
$0=$ RTCC module is disabled
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 RTCWREN: RTCC Value Registers Write Enable bit
1 = RTCVALH and RTCVALL registers can be written to by the user
$0=$ RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12
bit 11
bit 10
bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits
Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers.
The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches ' 00 '.
RTCVAL<15:8>:
11 = Reserved
$10=$ MONTH
01 = WEEKDAY
00 = MINUTES
RTCVAL<7:0>:
11 = YEAR
$10=$ DAY
01 = HOURS
$00=$ SECONDS
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN $=1$.
3: This bit is read-only; it is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

## PIC24FJ128GA310 FAMILY

## REGISTER 22-1: RCFGCAL: RTCC CALIBRATION/CONFIGURATION REGISTER ${ }^{(1)}$ (CONTINUED)

bit 7-0 CAL<7:0>: RTC Drift Calibration bits
01111111 = Maximum positive adjustment; adds 127 RTC clock pulses every 15 seconds
.
-
-
01111111 = Minimum positive adjustment; adds 1 RTC clock pulse every 15 seconds $00000000=$ No adjustment
11111111 = Minimum negative adjustment; subtracts 1 RTC clock pulse every 15 seconds
.
-
.
10000000 = Maximum negative adjustment; subtracts 128 RTC clock pulses every 15 seconds
Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN $=1$.
3: This bit is read-only; it is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

## REGISTER 22-2: RTCPWC: RTCC POWER CONTROL REGISTER ${ }^{(1)}$

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCEN | PWCPOL | PWCPRE | PWSPRE | RTCLK1 ${ }^{(2)}$ | RTCLK0 ${ }^{(2)}$ | RTCOUT1 | RTCOUT0 |
| bit 15 |  |  | bit 8 |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 PWCEN: Power Control Enable bit
$1=$ Power control is enabled
0 = Power control is disabled
bit 14 PWCPOL: Power Control Enable bit
$1=$ Power control is enabled
$0=$ Power control is disabled
bit 13 PWCPRE: Power Control/Stability Prescaler bits
1 = PWC stability window clock is divide-by-2 of source RTCC clock
$0=$ PWC stability window clock is divide-by-1 of source RTCC clock
bit 12 PWSPRE: Power Control Sample Prescaler bits
1 = PWC sample window clock is divide-by-2 of source RTCC clock
$0=$ PWC sample window clock is divide-by-1 of source RTCC clock
bit 11-10
RTCLK<1:0>: RTCC Clock Source Select bits ${ }^{(2)}$
11 = External power line ( 60 Hz )
10 = External power line source ( 50 Hz )
01 = Internal LPRC Oscillator
00 = External Secondary Oscillator (SOSC)
bit 9-8 RTCOUT<1:0>: RTCC Output Source Select bits
11 = Power control
10 = RTCC clock
01 = RTCC seconds clock
$00=$ RTCC alarm pulse
bit 7-0 Unimplemented: Read as ' 0 '
Note 1: The RTCPWC register is only affected by a POR.
2: When a new value is written to these register bits, the lower half of the MINSEC register should also be written to properly reset the clock prescalers in the RTCC.

## PIC24FJ128GA310 FAMILY

REGISTER 22-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALRMEN | CHIME | AMASK3 | AMASK2 | AMASK1 | AMASK0 | ALRMPTR1 | ALRMPTR0 |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> ARPT7 ARPT6 ARPT5 ARPT4 ARPT3 ARPT2 ARPT1 ARPT0 <br> bit 7        |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=\mathrm{W}$ ritable bit | $\mathrm{U}=$ Unimplement | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


| bit 15 | ALRMEN: Alarm Enable bit |
| :---: | :---: |
|  | $1=$ Alarm is enabled (cleared automatically after an alarm event whenever ARPT<7:0> $=00 \mathrm{~h}$ and CHIME = 0) <br> $0=$ Alarm is disabled |
| bit 14 | CHIME: Chime Enable bit |
|  | $1=$ Chime is enabled; ARPT<7:0> bits are allowed to roll over from 00h to FFh <br> $0=$ Chime is disabled; ARPT<7:0> bits stop once they reach 00 h |
| bit 13-10 | AMASK<3:0>: Alarm Mask Configuration bits |
|  | 0000 = Every half second |
|  | 0001 = Every second |
|  | 0010 = Every 10 seconds |
|  | 0011 = Every minute |
|  | 0100 = Every 10 minutes |
|  | 0101 = Every hour |
|  | 0110 = Once a day |
|  | 0111 = Once a week |
|  | 1000 = Once a month |
|  | 1001 = Once a year (except when configured for February $29^{\text {th }}$, once every 4 years) |
|  | 101x = Reserved - do not use |
|  | 11xx = Reserved - do not use |
| bit 9-8 | ALRMPTR<1:0>: Alarm Value Register Window Pointer bits |
|  | Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches ' 00 '. |
|  | ALRMVAL<15:8>: |
|  | $00=$ ALRMMIN |
|  | 01 = ALRMWD |
|  | 10 = ALRMMNTH |
|  | 11 = PWCSTAB |
|  | ALRMVAL<7:0>: |
|  | 00 = ALRMSEC |
|  | 01 = ALRMHR |
|  | $10=$ ALRMDAY |
|  | 11 = PWCSAMP |
| bit 7-0 | ARPT<7:0>: Alarm Repeat Counter Value bits |
|  | 11111111 = Alarm will repeat 255 more times |
|  | - Alatile |
|  |  |
|  | $00000000=$ Alarm will not repeat |
|  | The counter decrements on any alarm event; it is prevented from rolling over from 00h to FFh unless CHIME $=1$. |

$C H I M E=1$.

### 22.3.2 RTCVAL REGISTER MAPPINGS

## REGISTER 22-4: YEAR: YEAR VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  | bit 8 |  |  |  |


| $R / W-x$ | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | $R / W-x$ | R/W-x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| YRTEN3 | YRTEN2 | YRTEN2 | YRTEN1 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-8 Unimplemented: Read as ' 0 '
bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.
bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to the YEAR register is only allowed when RTCWREN $=1$.

REGISTER 22-5: MTHDY: MONTH AND DAY VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared | $\mathrm{x}=$ Bit is unknown

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of ' 0 ' or ' 1 '.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6 Unimplemented: Read as ' 0 ’
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3 .
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## PIC24FJ128GA310 FAMILY

REGISTER 22-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared |

bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6 .
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

REGISTER 22-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| - | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown

bit $15 \quad$ Unimplemented: Read as ' 0 '
bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5 .
bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9 .
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5 .
bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
Contains a value from 0 to 9 .

### 22.3.3 ALRMVAL REGISTER MAPPINGS

REGISTER 22-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |  |
| :--- | :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared | $x=$ Bit is unknown |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTENO: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of ' 0 ' or ' 1 '.
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3 .
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.
REGISTER 22-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER ${ }^{(1)}$

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | WDAY2 | WDAY1 | WDAY0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |
| bit 7 |  |  |  |  | bit 0 |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6 .
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2 .
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9 .

Note 1: A write to this register is only allowed when RTCWREN $=1$.

## PIC24FJ128GA310 FAMILY

REGISTER 22-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | MINTEN2 | MINTEN1 | MINTEN0 | MINONE3 | MINONE2 | MINONE1 | MINONE0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | SECTEN2 | SECTEN1 | SECTEN0 | SECONE3 | SECONE2 | SECONE1 | SECONE0 |
| bit 7 bit 0 |  |  |  |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |


| bit 15 | Unimplemented: Read as ' 0 ' |
| :--- | :--- |
| bit 14-12 | MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits |
|  | Contains a value from 0 to 5. | | MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits |  |
| :--- | :--- |
| bit-8 | Contains a value from 0 to 9. |
| bit 7 | Unimplemented: Read as ' 0 ' |
| bit 6-4 | SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits <br> Contains a value from 0 to 5. |
| bit 3-0 | SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits <br> Contains a value from 0 to 9. |

## REGISTER 22-11: RTCCSWT: POWER CONTROL AND SAMPLE WINDOW TIMER REGISTER ${ }^{(1)}$

| R/W-x $\mathrm{R} / \mathrm{W}-\mathrm{x}$ | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCSTAB7 | PWCSTAB6 | PWCSTAB5 | PWCSTAB4 | PWCSTAB3 | PWCSTAB2 | PWCSTAB1 | PWCSTAB0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWCSAMP7 ${ }^{(2)}$ | PWCSAMP6 ${ }^{(2)}$ | PWCSAMP5 ${ }^{(2)}$ | PWCSAMP4 ${ }^{(2)}$ | PWCSAMP3 ${ }^{(2)}$ | PWCSAMP2 ${ }^{(2)}$ | PWCSAMP1 ${ }^{(2)}$ | PWCSAMP0 ${ }^{(2)}$ |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad x=$ Bit is unknown

bit 15-8 PWCSTAB<7:0>: Power Control Stability Window Timer bits
$11111111=$ Stability Window is 255 TPWCCLK clock periods
$11111110=$ Stability Window is 254 TPWCCLK clock periods
$00000001=$ Stability Window is 1 TPWCCLK clock period
$00000000=$ No Stability Window; Sample Window starts when the alarm event triggers
bit 7-0
PWCSAMP<7:0>: Power Control Sample Window Timer bits ${ }^{(2)}$
$11111111=$ Sample Window is always enabled, even when PWCEN $=0$
$11111110=$ Sample Window is 254 TPWCCLK clock periods
$00000001=$ Sample Window is 1 TPWCCLK clock period $00000000=$ No Sample Window

Note 1: A write to this register is only allowed when RTCWREN = 1.
2: The Sample Window always starts when the Stability Window timer expires, except when its initial value is 00h.

### 22.4 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will either be added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
2. Once the error is known, it must be converted to the number of error clock pulses per minute.
3. a) If the oscillator is faster than ideal (negative result form Step 2), the RCFGCAL register value must be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.
b) If the oscillator is slower than ideal (positive result from Step 2), the RCFGCAL register value must be positive. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.

## EQUATION 22-1:

(Ideal Frequency $\dagger$ - Measured Frequency) $* 60=$ Clocks per Minute
$\dagger$ Ideal Frequency $=32,768 \mathrm{~Hz}$
Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse, except when SECONDS $=00,15,30$ or 45 . This is due to the auto-adjust of the RTCC at 15 second intervals.
Note: It is up to the user to include, in the error value, the initial error of the crystal: drift due to temperature and drift due to crystal aging.

### 22.5 Alarm

- Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>)
- One-time alarm and repeat alarm options available


### 22.5.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN $=0$.
As shown in Figure 22-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.
The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs, once the alarm is enabled, is stored in the ARPT<7:0> bits (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated, up to 255 times, by loading ARPT<7:0> with FFh.
After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00 h , the alarm will be issued one last time, after which, the ALRMEN bit will be cleared automatically and the alarm will turn off.
Indefinite repetition of the alarm can occur if the CHIME bit $=1$. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

### 22.5.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note: Changing any of the registers, other than the RCFGCAL and ALCFGRPT registers, and the CHIME bit while the alarm is enabled (ALRMEN $=1$ ), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be changed when RTCSYNC $=0$.

FIGURE 22-2: ALARM MASK SETTINGS


Note 1: Annually, except when configured for February 29.

### 22.6 POWER CONTROL

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device, and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake from the current lower power mode (Sleep, Deep Sleep, etc.).
To use this feature:

1. Enable the RTCC (RTCEN = 1).
2. Set the PWCEN bit (RTCPWC<15>).
3. Configure the RTCC pin to drive the PWC control signal (RTCOE = 1 and RTCOUT<1:0> = 11).
The polarity of the PWC control signal may be chosen using the PWCPOL bit (RTCPWC<14>). An active-low or active-high signal may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin, in order to drive the ground pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity.

### 22.7 RTCC Vbat OPERATION

The RTCC can operate in Vbat mode when there is a power loss on the VDD pin. The RTCC will continue to operate if the VBAT pin is powered on (it is usually connected to the battery).

> Note: It is recommended to connect the VBAT pin to Vdd if the Vbat mode is not used (not connected to the battery).

The VBAT BOR can be enabled/disabled using the VBTBOR bit in the CW3 Configuration register (CW3<7>). If the VBTBOR enable bit is cleared, the VBAT BOR is always disabled and there will be no indication of a Vbat BOR. If the VBTBOR bit is set, the RTCC can receive a Reset and the RTCEN bit will get cleared; it can happen anywhere between $1.95-1.4 \mathrm{~V}$ (typical).

NOTES:

## PIC24FJ128GA310 FAMILY

### 23.0 32-BIT PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 41. "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS39729). The information in this data sheet supersedes the information in the FRM.

The 32-bit programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

Figure 23-1 displays a simplified block diagram of the CRC generator. A simple version of the CRC shift engine is displayed in Figure 23-2.

FIGURE 23-1: CRC BLOCK DIAGRAM


FIGURE 23-2: CRC SHIFT ENGINE DETAIL


Note 1: $\mathrm{n}=\mathrm{PLEN}<4: 1>+1$.

## PIC24FJ128GA310 FAMILY

### 23.1 User Interface

### 23.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the $32^{\text {nd }}$ order, using up to 32 bits.
Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).
The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.
For example, consider two CRC polynomials, one a 16-bit and the other a 32-bit equation.

EQUATION 23-1: 16-BIT, 32-BIT CRC POLYNOMIALS
$\mathrm{X} 16+\mathrm{X} 12+\mathrm{X} 5+1$
and
$\mathrm{X} 32+\mathrm{X} 26+\mathrm{X} 23+\mathrm{X} 22+\mathrm{X} 16+\mathrm{X} 12+\mathrm{X} 11+\mathrm{X} 10+$
$\mathrm{X} 8+\mathrm{X} 7+\mathrm{X} 5+\mathrm{X} 4+\mathrm{X} 2+\mathrm{X}+1$

To program these polynomial into the CRC generator, set the register bits, as shown in Table 23-1.

Note that the appropriate positions are set to ' 1 ' to indicate that they are used in the equation (for example, X 26 and X 23 ). The ' 0 ' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32 , it is assumed that the $32^{\text {nd }}$ bit will be used. Therefore, the $\mathrm{X}<31: 1>$ bits do not have the $32^{\text {nd }}$ bit.

### 23.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between 1 and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15 , the FIFO is 4 words deep. When the DWITDH bits are between 15 and 8 , the FIFO is 8 words deep. When the DWIDTH bits are less than 8 , the FIFO is 16 words deep.
The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8 , the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTH bits are 5, then the size of the data is DWIDTH<4:0>+1 or 6 . The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTH bits are 24, the VWORD bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.
The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORD bits is greater than zero.
Each word is copied out of the FIFO into a buffer register, which decrements the VWORD bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORD bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.
When the VWORD bits reach the maximum value for the configured value of the DWIDTH bits (4, 8 or 16), the CRCFUL bit becomes set. When the VWORD bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to ' 00000 ' whenever CRCEN is ' 0 '.
At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

TABLE 23-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

| CRC Control Bits | Bit Values |  |
| :---: | :---: | :---: |
|  | 16-Bit Polynomial | 32-Bit Polynomial |
| PLEN<4:0> | 01111 | 11111 |
| $X<31: 16>$ | 0000000000000001 | 0000010011000001 |
| $X<15: 0>$ | 000100000010000 X | 000111011011011 x |

### 23.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction the data is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

### 23.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.
If CRCISEL is ' 0 ', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of ' 1 ' to ' 0 '. If CRCISEL is ' 1 ', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to ' 0 '. Manually setting CRCGO to ' 0 ' will not generate an interrupt. Note that when an interrupt occurs, the CRC calculation would not yet be complete. The module will still need (PLEN + 1)/2 clock cycles after the interrupt is generated until the CRC calculation is finished.

### 23.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

1. Set the CRCEN bit to enable the module.
2. Configure the module for desired operation:
a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits.
b) Configure the data width and shift direction using the DWIDTH and LENDIAN bits.
c) Select the desired Interrupt mode using the CRCISEL bit.
3. Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left.
4. Clear old results by writing 00 h to CRCWDATL and CRCWDATH. The CRCWDAT registers can also be left unchanged to resume a previously halted calculation.
5. Set the CRCGO bit to start calculation.
6. Write remaining data into the FIFO as space becomes available.
7. When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL $=1$.
8. Read CRCWDATL and CRCWDATH for the result of the calculation.

There are eight registers used to control programmable CRC operation:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 23-1 and Register 23-2) control the operation of the module and configure the various settings.

The CRCXOR registers (Register 23-3 and Register 23-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word input data and CRC processed output, respectively.

## PIC24FJ128GA310 FAMILY

## REGISTER 23-1: CRCCON1: CRC CONTROL 1 REGISTER

| R/W-0 | U-0 | R/W-0 | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCEN | - | CSIDL | VWORD4 | VWORD3 | VWORD2 | VWORD1 | VWORD0 |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R-0, HSC | R-1, HSC | R/W-0 | R/W-0, HC | R/W-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRCFUL | CRCMPT | CRCISEL | CRCGO | LENDIAN | - | - | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: | HC = Hardware Clearable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | CRCEN: CRC Enable bit <br> 1 = Enables module <br> $0=$ Disables module; all state machines, pointers and CRCWDAT/CRCDATH registers reset; other SFRs are NOT reset |
| :---: | :---: |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | CSIDL: CRC Stop in Idle Mode bit <br> 1 = Discontinue module operation when device enters Idle mode <br> 0 = Continue module operation in Idle mode |
| bit 12-8 | VWORD<4:0>: Pointer Value bits Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN $<4: 0>\geq 7$ or 16 when PLEN $<4: 0>\leq 7$. |
| bit 7 | CRCFUL: FIFO Full bit <br> $1=$ FIFO is full <br> $0=$ FIFO is not full |
| bit 6 | CRCMPT: FIFO Empty bit <br> 1 = FIFO is empty <br> $0=$ FIFO is not empty |
| bit 5 | CRCISEL: CRC Interrupt Selection bit <br> 1 = Interrupt on FIFO is empty; the final word of data is still shifting through the CRC <br> $0=$ Interrupt on shift is complete and results are ready |
| bit 4 | CRCGO: Start CRC bit <br> $1=$ Start CRC serial shifter <br> $0=$ CRC serial shifter is turned off |
| bit 3 | LENDIAN: Data Shift Direction Select bit <br> 1 = Data word is shifted into the CRC, starting with the LSb (little endian) <br> $0=$ Data word is shifted into the CRC, starting with the MSb (big endian) |
| bit 2-0 | Unimplemented: Read as '0' |

REGISTER 23-2: CRCCON2: CRC CONTROL 2 REGISTER

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | DWIDTH4 | DWIDTH3 | DWIDTH2 | DWIDTH1 | DWIDTH0 |
| bit 15 |  |  |  |  |  |  | bit 8 |
| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| - | - | - | PLEN4 | PLEN3 | PLEN2 | PLEN1 | PLEN0 |
| bit 7 |  |  |  |  |  |  | bit 0 |

Legend:

| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplement | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 DWIDTH<4:0>: Data Word Width Configuration bits
Configures the width of the data word (Data Word Width - 1).
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 PLEN<4:0>: Polynomial Length Configuration bits
Configures the length of the polynomial (Polynomial Length -1 ).

## REGISTER 23-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X15 | X14 | X13 | X12 | X11 | X10 | X9 | X8 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X7 | X6 | X5 | X4 | X3 | X2 | X1 | - |
| bit 7 |  |  |  |  |  |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared |

bit 15-1 $\quad \mathrm{X}<15: 1>$ : XOR of Polynomial Term $x^{n}$ Enable bits
bit $0 \quad$ Unimplemented: Read as ' 0 '

## PIC24FJ128GA310 FAMILY

## REGISTER 23-4: CRCXORH: CRC XOR HIGH REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X31 | X30 | X29 | X28 | X27 | X26 | X25 | X24 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X23 | X22 | X21 | X20 | X19 | X18 | X17 | X16 |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15-0 $\quad X<31: 16>$ : XOR of Polynomial Term $x^{n}$ Enable bits

### 24.0 12-BIT AID CONVERTER WITH THRESHOLD SCAN

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter, refer to the "PIC24F Family Reference Manual", Section 51. "12-Bit A/D Converter with Threshold Detect" (DS39739).

The 12-bit A/D Converter has the following key features:

- Successive Approximation Register (SAR) Conversion
- Conversion Speeds of up to 200 ksps
- Up to 32 Analog Input Channels (internal and external)
- Selectable 10-Bit or 12-Bit (default) Conversion Resolution
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H) Amplifier
- Automated Threshold Scan and Compare Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Enhanced DMA Operations with Indirect Address Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in earlier PIC24 devices. It is a Successive Approximation Register (SAR) Converter, enhanced with 12-bit resolution, a wide range of automatic sampling options, tighter integration with other analog modules and a configurable results buffer.
It also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results, and enhanced operation with the DMA Controller through Peripheral Indirect Addressing (PIA).

A simplified block diagram for the module is shown in Figure 24-1.

### 24.1 Basic Operation

To perform a standard A/D conversion:

1. Configure the module:
a) Configure port pins as analog inputs by setting the appropriate bits in the ANSELn registers (see Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information).
b) Select the voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
c) Select the positive and negative multiplexer inputs for each channel (AD1CHS<15:0>).
d) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
f) For Channel A scanning operations, select the positive channels to be included (AD1CSSH and AD1CSSL registers).
g) Select how conversion results are presented in the buffer (AD1CON1<9:8> and AD1CON5 register).
h) Select the interrupt rate (AD1CON2<5:2>).
i) Turn on A/D module (AD1CON1<15>).
2. Configure the $\mathrm{A} / \mathrm{D}$ interrupt (if required):
a) Clear the AD1IF bit (IFS0<13>).
b) Enable the AD1IE interrupt (IEC0<13>).
c) Select the A/D interrupt priority (IPC3<6:4>).
3. If the module is configured for manual sampling, set the SAMP bit (AD1CON1<1>) to begin sampling.

## PIC24FJ128GA310 FAMILY

FIGURE 24-1: 12-BIT A/D CONVERTER BLOCK DIAGRAM (PIC24FJ128GA310 FAMILY)


### 24.2 Extended DMA Operations

In addition to the standard features available on all 12-bit A/D Converters, PIC24FJ128GA310 family devices implement a limited extension of DMA functionality. This extension adds features that work with the device's DMA Controller to expand the A/D module's data storage abilities beyond the module's built-in buffer.
The Extended DMA functionality is controlled by the DMAEN bit (AD1CON1<10>); setting this bit enables the functionality. The DMABM bit (AD1CON1<11>) configures how the DMA feature operates.

### 24.2.1 EXTENDED BUFFER MODE

Extended Buffer mode (DMABM = 1) is useful for storing the results of conversions on the upper channels (i.e., 26 and above), which do not have their own memory mapped buffers inside the A/D module. It can also be used to store the conversion results on any $A / D$ channel in any implemented address in data RAM.
In Extended Buffer mode, all data from the A/D Buffer register, and channels above 26 , is mapped into data RAM. Conversion data is written to a destination specified by the DMA Controller, specifically by the DMADST register. This allows users to read the conversion results of channels above 26 , which do not have their own memory mapped A/D buffer locations, from data memory.
When using Extended Buffer mode, always set the BUFREGEN bit to disable FIFO operation. In addition, disable the Split Buffer mode by clearing the BUFM bit.

### 24.2.2 PIA MODE

When DMABM $=0$, the A/D module is configured to function with the DMA controller for Peripheral Indirect Addressing (PIA) mode operations. In this mode, the A/D module generates an 11-bit Indirect Address (IA). This is ORed with the destination address in the DMA Controller to define where the A/D conversion data will be stored.
In PIA mode, the buffer space is created as a series of contiguous smaller buffers, one per analog channel. The size of the channel buffer determines how many analog channels can be accommodated. The size of the buffer is selected by the DMABL bits (AD1CON4<2:0>). The size options range from a single word per buffer to 128 words. Each channel is allocated a buffer of this size, regardless of whether or not the channel will actually have conversion data.

The IA is created by combining the base address within a channel buffer with three to five bits (depending on the buffer size) to identify the channel. The base address ranges from zero to seven bits wide, depending on the buffer size. The address is right-padded with a ' 0 ' in order to maintain address alignment in the data space. The concatenated channel and base address bits are then left-padded with zeroes, as necessary, to complete the 11-bit IA.
The IA is configured to auto-increment during write operations by using the SMPI bits (AD1CON2<6:2>).
As with PIA operations for any DMA-enabled module, the base destination address in the DMADST register must be masked properly to accommodate the IA. Table 24-1 shows how complete addresses are formed. Note that the address masking varies for each buffer size option. Because of masking requirements, some address ranges may not be available for certain buffer sizes. Users should verify that the DMA base address is compatible with the buffer size selected.
Figure 24-2 shows how the parts of the address define the buffer locations in data memory. In this case, the module "allocates" 256 bytes of data RAM (1000h to 1100 h ) for 32 buffers of four words each. However, this is not a hard allocation and nothing prevents these locations from being used for other purposes. For example, in the current case, if Analog Channels 1, 3 and 8 are being sampled and converted, conversion data will only be written to the channel buffers, starting at 1008h, 1018h and 1040h. The holes in PIA buffer space can be used for any other purpose. It is the user's responsibility to keep track of buffer locations and preventing data overwrites.

### 24.3 A/D Operation with Vbat

One of the A/D channels is connected to the Vbat pin to monitor the VBat voltage. This allows monitoring the VBAT pin voltage (battery voltage) with no external connection. The voltage measured, using the A/D VBAT monitor, is VBAt/2. The voltage can be calculated by reading $\mathrm{A} / \mathrm{D}=((\mathrm{VBAT} / 2) / \mathrm{VDD}) * 1024$ for 10 -bit A/D and ((Vbat/2)/Vdd) * 4096 for 12 bit A/D.
When using the VBat A/D monitor:

- Connect the A/D channel to ground to discharge the sample capacitor.
- Because of the high-impedance of VBAT, select higher sampling time to get an accurate reading.
Since the Vbat pin is connected to the A/D during sampling, to prolong the VBAT battery life, the recommendation is to select the VBat channel when needed.


## PIC24FJ128GA310 FAMILY

### 24.4 Registers

The 12-bit A/D Converter is controlled through a total of 13 registers:

- AD1CON1 through AD1CON5 (Register 24-1 through Register 24-5)
- AD1CS (Register 24-6)
- AD1CHITH and AD1CHITL (Register 24-8 and Register 24-9)
- AD1CSSH and AD1CSSL (Register 24-10 and Register 24-11)
- AD1CTMENH and AD1CTMENL (Register 24-12 and Register 24-13)
- AD1DMBUF (not shown) - The 16-bit conversion buffer for Extended Buffer mode

TABLE 24-1: INDIRECT ADDRESS GENERATION IN PIA MODE

| DMABL<2:0> | Buffer Size per Channel (words) | Generated Offset Address (lower 11 bits) | Available Input Channels | Allowable DMADST Addresses |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 1 | 000 00cc ccco | 32 | xxxx | xxxx | xx00 | 0000 |
| 001 | 2 | 000 0ccc ccn0 | 32 | xxxx | xxxx | x000 | 0000 |
| 010 | 4 | 000 cccc cnn0 | 32 | xxxx | $x x x x$ | 0000 | 0000 |
| 011 | 8 | 00c cccc nnn0 | 32 | $x x x x$ | xxx0 | 0000 | 0000 |
| 100 | 16 | 0 cc cccn nnn0 | 32 | xxxx | xx00 | 0000 | 0000 |
| 101 | 32 | ccc ccnn nnn0 | 32 | xxxx | x000 | 0000 | 0000 |
| 110 | 64 | ccc cnnn nnn0 | 16 | xxxx | x000 | 0000 | 0000 |
| 111 | 128 | ccc nnnn nnn0 | 8 | xxxx | x000 | 0000 | 0000 |

Legend: ccc = Channel number (three to five bits), $\mathrm{n}=$ Base buffer address (zero to seven bits),
$x=$ User-definable range of DMADST for base address, $0=$ Masked bits of DMADST for IA.

FIGURE 24-2: EXAMPLE OF BUFFER ADDRESS GENERATION IN PIA MODE (4-WORD BUFFERS PER CHANNEL)


## PIC24FJ128GA310 FAMILY

## REGISTER 24-1: AD1CON1: A/D CONTROL REGISTER 1

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADON | - | ADSIDL | DMABM ${ }^{(1)}$ | DMAEN | MODE12 | FORM1 | FORM0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0, HCS | R/C-0, HCS |
| SSRC3 | SSRC2 | SSRC1 | SSRC0 | - | ASAM | SAMP | DONE |
| bit $7 \times$ bit 0 |  |  |  |  |  |  |  |


| Legend: | $\mathrm{U}=$ Unimplemented bit, read as '0' |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}=$ Readable bit | W = Writable bit | HSC = Hardware | earable bit |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


| bit 15 | ADON: A/D Operating Mode bit |
| :---: | :---: |
|  | $1=A / D$ Converter module is operating $0=A / D$ Converter is off |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | ADSIDL: Stop in Idle Mode bit |
|  | 1 = Discontinue module operation when device enters Idle mode <br> $0=$ Continue module operation in Idle mode |
| bit 12 | DMABM: Extended DMA Buffer Mode Select bit ${ }^{(1)}$ |
|  | 1 = Extended Buffer mode: Buffer address is defined by the DMAnDST register <br> 0 = PIA mode: Buffer addresses are defined by the DMA controller and AD1CON4<2:0> |
| bit 11 | DMAEN: Extended DMA/Buffer Enable bit |
|  | 1 = Extended DMA and buffer features are enabled |
|  | $0=$ Extended features are disabled |
| bit 10 | MODE12: 12-Bit Operation Mode bit |
|  | 1 = 12-bit A/D operation |
| bit 9-8 | FORM<1:0>: Data Output Format bits (see formats following) |
|  | 11 = Fractional result, signed, left-justified |
|  | 10 = Absolute fractional result, unsigned, left-justified |
|  | 01 = Decimal result, signed, right-justified |
|  | 00 = Absolute decimal result, unsigned, right-justified |
| bit 7-4 | SSRC<3:0> : Sample Clock Source Select bits |
|  | $1 \mathrm{xxx}=$ Unimplemented, do not use |
|  | 0111 = Internal counter ends sampling and starts conversion (auto-convert). Do not use in Auto-Scan mode |
|  | 0110 = Unimplemented |
|  | 0101 = TMR1 |
|  | 0100 = CTMU |
|  | 0011 = TMR5 |
|  | $0010=$ TMR3 |
|  | 0001 = INT0 |
|  | $0000=$ The SAMP bit must be cleared by software to start conversion |
| bit 3 | Unimplemented: Read as '0' |
| bit 2 | ASAM: A/D Sample Auto-Start bit |
|  | 1 = Sampling begins immediately after last conversion; SAMP bit is auto-set <br> 0 = Sampling begins when SAMP bit is manually set |

Note 1: This bit is only available when Extended DMA/Buffer features are available (DMAEN = 1).

## REGISTER 24-1: AD1CON1: AID CONTROL REGISTER 1 (CONTINUED) <br> bit 1 SAMP: A/D Sample Enable bit <br> $1=$ A/D Sample-and-Hold amplifiers are sampling <br> $0=$ A/D Sample-and-Hold amplifiers are holding <br> bit 0 <br> DONE: A/D Conversion Status bit <br> 1 = A/D conversion cycle has completed <br> $0=A / D$ conversion has not started or is in progress

Note 1: This bit is only available when Extended DMA/Buffer features are available (DMAEN =1).

## PIC24FJ128GA310 FAMILY

## REGISTER 24-2: AD1CON2: AID CONTROL REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PVCFG1 | PVCFG0 | NVCFG0 | OFFCAL | BUFREGEN | CSCNA | - | - |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BUFS ${ }^{(1)}$ | SMPI4 | SMPI3 | SMPI2 | SMPI1 | SMPI0 | BUFM $^{(1)}$ | ALTS |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-14
bit 13
bit 13 NVCFG0: Converter Negative Voltage Reference Configuration bits
1 = External VREF-
0 = AVss
bit 12 OFFCAL: Offset Calibration Mode Select bit
1 = Inverting and non-inverting inputs of channel Sample-and-Hold are connected to AVss
$0=$ Inverting and non-inverting inputs of channel Sample-and-Hold are connected to normal inputs
bit 11 BUFREGEN: A/D Buffer Register Enable bit
1 = Conversion result is loaded into the buffer location determined by the converted channel
$0=$ A/D result buffer is treated as a FIFO
bit 10
bit 9-8 Unimplemented: Read as ' 0 '
bit 7
bit 6-2
CSCNA: Scan Input Selections for $\mathrm{CHO}+$ During Sample A bit
1 = Scan inputs
0 = Do not scan inputs

BUFS: Buffer Fill Status bit ${ }^{(1)}$
$1=A / D$ is filling the upper half of the buffer; user should access data in the lower half
$0=A / D$ is filling the lower half of the buffer; user should access data in the upper half
SMPI<4:0>: Interrupt Sample/DMA Increment Rate Select bits

When DMAEN = 1:
0001 = For 2-channel DMA A/D operation
0000 = For 1-channel DMA A/D operation
When DMAEN = 0:
Selects the number of sample/conversions per each interrupt
11111 = Interrupt/address increment at the completion of conversion for each 32nd sample
$11110=$ Interrupt/address increment at the completion of conversion for each 31st sample
$\bullet \cdot$
00001 = Interrupt/address increment at the completion of conversion for every other sample
00000 = Interrupt/address increment at the completion of conversion for each sample
Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1 .

## REGISTER 24-2: AD1CON2: AID CONTROL REGISTER 2 (CONTINUED)

bit 1 BUFM: Buffer Fill Mode Select bit ${ }^{(1)}$
$1=A / D$ buffer is two, 13-word buffers, starting at ADC1BUF0 and ADC1BUF12, and sequential conversions fill the buffers alternately (Split mode)
$0=$ A/D buffer is a single, 26-word buffer and fills sequentially from ADC1BUF0 (FIFO mode)
bit 0
ALTS: Alternate Input Sample Mode Select bit
1 = Uses channel input selects for Sample A on first sample and Sample B on next sample 0 = Always uses channel input selects for Sample A

Note 1: These bits are only applicable when the buffer is used in FIFO mode (BUFREGEN = 0). In addition, BUFS is only used when BUFM = 1 .

## REGISTER 24-3: AD1CON3: AID CONTROL REGISTER 3

| R/W-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRC | EXTSAM | PUMPEN | SAMC4 | SAMC3 | SAMC2 | SAMC1 | SAMC0 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |$\quad x=$ Bit is unknown



## PIC24FJ128GA310 FAMILY

REGISTER 24-4: AD1CON4: A/D CONTROL REGISTER 4

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | DMABL2 ${ }^{(1)}$ | DMABL1 ${ }^{(1)}$ | DMABL0 ${ }^{(1)}$ |
|  |  |  |  |  |  |  | bit 0 |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' = Bit is cleared |
| $x=$ Bit is unknown |  |  |

bit 15-3 Unimplemented: Read as ' 0 '
bit 2-0 DMABL<2:0>: DMA Buffer Size Select bits ${ }^{(1)}$
111 = Allocates 128 words of buffer to each analog input
$110=$ Allocates 64 words of buffer to each analog input
101 = Allocates 32 words of buffer to each analog input
100 = Allocates 16 words of buffer to each analog input
011 = Allocates 8 words of buffer to each analog input
$010=$ Allocates 4 words of buffer to each analog input
001 = Allocates 2 words of buffer to each analog input
000 = Allocates 1 word of buffer to each analog input
Note 1: The DMABL<2:0> bits are only used when AD1CON1<11> = 1 and AD1CON<12> $=0$; otherwise, their value is ignored.

## REGISTER 24-5: AD1CON5: AID CONTROL REGISTER 5

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASEN | LPEN | CTMREQ | BGREQ | - | - | ASINT1 | ASINT0 |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| - | - | - | - | WM1 | WM0 | CM1 | CM0 |
| bit 7 bit 0 |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 ASEN: Auto-Scan Enable bit
1 = Auto-scan is enabled
$0=$ Auto-scan is disabled
bit 14 LPEN: Low-Power Enable bit
1 = Low power is enabled after scan
$0=$ Full power is enabled after scan
bit 13 CTMREQ: CTMU Request bit
$1=$ CTMU is enabled when the A/D is enabled and active
$0=$ CTMU is not enabled by the A/D
bit 12 BGREQ: Band Gap Request bit
1 = Band gap is enabled when the A/D is enabled and active
$0=$ Band gap is not enabled by the A/D
bit 11-10 Unimplemented: Read as ' 0 '
bit 9-8 ASINT<1:0>: Auto-Scan (Threshold Detect) Interrupt Mode bits
$11=$ Interrupt after Threshold Detect sequence completed and valid compare has occurred
$10=$ Interrupt after valid compare has occurred
01 = Interrupt after Threshold Detect sequence completed
$00=$ No interrupt
bit 7-4 Unimplemented: Read as ' 0 '
bit 3-2 WM<1:0>: Write Mode bits
11 = Reserved
$10=$ Auto-compare only (conversion results are not saved, but interrupts are generated when a valid match occurs, as defined by the CM and ASINT bits)
01 = Convert and save (conversion results are saved to locations as determined by the register bits when a match occurs, as defined by the CM bits)
$00=$ Legacy operation (conversion data is saved to a location determined by the buffer register bits)
bit 1-0 CM<1:0>: Compare Mode bits
11 = Outside Window mode (valid match occurs if the conversion result is outside of the window defined by the corresponding buffer pair)
$10=$ Inside Window mode (valid match occurs if the conversion result is inside the window defined by the corresponding buffer pair)
$01=$ Greater Than mode (valid match occurs if the result is greater than the value in the corresponding buffer register)
$00=$ Less Than mode (valid match occurs if the result is less than the value in the corresponding buffer register)

## PIC24FJ128GA310 FAMILY

REGISTER 24-6: AD1CHS: AID SAMPLE SELECT REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH0NB2 | CH0NB1 | CH0NB0 | CH0SB4 | CH0SB3 | CH0SB2 | CH0SB1 | CH0SB0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH0NA2 | CH0NA1 | CHONA0 | CH0SA4 | CH0SA3 | CH0SA2 | CH0SA1 | CH0SA0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-13 CHONB<2:0>: Sample B Channel 0 Negative Input Select bits
1xx = Unimplemented
011 = Unimplemented
010 = AN1
001 = Unimplemented
000 = VREF-/AVss
bit 12-8 CHOSB<4:0>: Sample B Channel 0 Positive Input Select bits
$11111=$ VBAT/2 ${ }^{(1)}$
$11110=$ AVDD $^{(1)}$
$11101=$ AVss $^{(1)}$
$11100=$ Band gap reference $(\mathrm{VBG})^{(1)}$
$11011=\mathrm{VBG}^{2} / 2^{(1)}$
$11010={\mathrm{VBG} / 6^{(1)}}^{(1)}$
11001 = CTMU
$11000=$ CTMU temperature sensor input (does not require AD1CTMENH<8> to be set)
$10111=$ AN23 ${ }^{(2)}$
$10110=$ AN22 ${ }^{(2)}$
$10101=$ AN21 ${ }^{(2)}$
$10100=$ AN20 ${ }^{(2)}$
$10011=$ AN19 ${ }^{(2)}$
$10010=$ AN18 ${ }^{(2)}$
$10001=$ AN17 ${ }^{(2)}$
$10000=$ AN16 ${ }^{(2)}$
01111 = AN15
$01110=$ AN14
01101 = AN13
01100 = AN12
01011 = AN11
01010 = AN10
01001 = AN9
01000 = AN8
00111 = AN7
00110 = AN6
$00101=$ AN5
00100 = AN4
00011 = AN3
00010 = AN2
00001 = AN1
$00000=$ ANO
Note 1: These input channels do not have corresponding memory mapped result buffers.
2: These channels are implemented in 100-pin devices only.

## REGISTER 24-6: AD1CHS: A/D SAMPLE SELECT REGISTER (CONTINUED)

$$
\begin{array}{ll}
\text { bit 7-5 } & \text { CHONA<2:0>: Sample A Channel } 0 \text { Negative Input Select bits } \\
\text { Sit 4-0 } & \text { Same definitions as for } C H O N B<2: 0> \\
& \text { CH0SA<4:0>: Sample A Channel } 0 \text { Positive Input Select bits } \\
& \text { Same definitions as for } C H O S B<4: 0>
\end{array}
$$

Note 1: These input channels do not have corresponding memory mapped result buffers.
2: These channels are implemented in 100-pin devices only.

## REGISTER 24-7: ANCFG: AID BAND GAP REFERENCE CONFIGURATION

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | VBG6EN | VBG2EN | VBGEN |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: |  |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared |

bit 15-3 Unimplemented: Read as '0’
bit 2 VBG6EN: A/D Input VBG/6 Enable bit
$1=$ Band gap voltage, divided by six reference (VBG/6), is enabled
$0=$ Band gap, divided by six reference (VBG/6), is disabled
bit 1 VBG2EN: A/D Input VBG/6 Enable bit
$1=$ Band gap voltage, divided by two reference (VBG/6), is enabled
$0=$ Band gap, divided by two reference (VBG/6), is disabled
bit $0 \quad$ VBGEN: A/D Input VBG/6 Enable bit
1 = Band gap voltage reference ( $\mathrm{VBG} / 6$ ) is enabled
$0=$ Band gap reference $(\mathrm{VBG} / 6)$ is disabled

## PIC24FJ128GA310 FAMILY

REGISTER 24-8: AD1CHITH: AID SCAN COMPARE HIT REGISTER (HIGH WORD)

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | CHH25 | CHH24 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHH23 | CHH22 | CHH21 | CHH20 | CHH19 | CHH18 | CHH17 | CHH16 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-10 Unimplemented: Read as ' 0 '
bit 9-0 CHH<25:16>: A/D Compare Hit bits
If $C M<1: 0>=11$ :
1 = A/D Result Buffer $n$ has been written with data or a match has occurred
$0=$ A/D Result Buffer $n$ has not been written with data
For All Other Values of $\mathrm{CM}<1: 0>$ :
1 = A match has occurred on A/D Result Channel n
$0=$ No match has occurred on A/D Result Channel n

REGISTER 24-9: AD1CHITL: AID SCAN COMPARE HIT REGISTER (LOW WORD)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHH15 | CHH14 | CHH13 | CHH12 | CHH11 | CHH10 | CHH9 | CHH8 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CHH7 | CHH6 | CHH5 | CHH4 | CHH3 | CHH2 | CHH1 | CHH0 |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $\prime 0$ ' $=$ Bit is cleared |

bit 15-0 $\quad \mathbf{C H H}<15: 0>$ : A/D Compare Hit bits
If $C M<1: 0\rangle=11$ :
$1=A / D$ Result Buffer $n$ has been written with data or a match has occurred
$0=$ A/D Result Buffer $n$ has not been written with data
For all other values of $\mathrm{CM}<1: 0$ :
1 = A match has occurred on A/D Result Channel n
$0=$ No match has occurred on A/D Result Channel n

REGISTER 24-10: AD1CSSH: AID INPUT SCAN SELECT REGISTER (HIGH WORD)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | CSS30 | CSS29 | CSS28 | CSS27 | CSS26 | CSS25 | CSS24 |
| bit 15 |  |  | bit 8 |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CSS23 | CSS22 | CSS21 | CSS20 | CSS19 | CSS18 | CSS17 | CSS16 |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as ' 0 ' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |

bit 15 Unimplemented: Read as '0'
bit 14-0 CSS<30:16>: A/D Input Scan Selection bits
1 = Include corresponding channel for input scan
$0=$ Skip channel for input scan

REGISTER 24-11: AD1CSSL: AID INPUT SCAN SELECT REGISTER (LOW WORD)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| CSS15 | CSS14 | CSS13 | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 |
| bit 15 |  |  |  |  |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSSO |
|  |  |  |  |  |  |  |  |

Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15-0 CSS<15:0>: A/D Input Scan Selection bits
1 = Include corresponding channel for input scan
$0=$ Skip channel for input scan

## PIC24FJ128GA310 FAMILY

REGISTER 24-12: AD1CTMENH: CTMU ENABLE REGISTER (HIGH WORD) ${ }^{(1)}$

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | :---: | :---: |
| - | CTMEN30 | CTMEN29 | CTMEN28 | CTMEN27 | CTMEN26 | CTMEN25 | CTMEN24 |  |  |
| bit 15 |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |  |
| CTMEN23 | CTMEN22 | CTMEN21 | CTMEN20 | CTMEN19 | CTMEN18 | CTMEN17 | CTMEN16 |  |  |
| bit 7 |  |  |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared |

bit 15-0 CTMEN<31:16>: CTMU Enabled During Conversion bits
$1=$ CTMU is enabled and connected to the selected channel during conversion $0=$ CTMU is not connected to this channel

Note 1: The actual number of channels available depends on which channels are implemented on a specific device; refer to the device data sheet for details. Unimplemented channels are read as ' 0 '.

REGISTER 24-13: AD1CTMENL: CTMU ENABLE REGISTER (LOW WORD) ${ }^{(1)}$

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMEN15 | CTMEN14 | CTMEN13 | CTMEN12 | CTMUEN11 | CTMEN10 | CTMEN9 | CTMEN8 |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> CTMEN7 CTMEN6 CTMEN5 CTMEN4 CTMEN3 CTMEN2 CTMEN1 CTMEN0 <br> bit 7        |  |  |  |  |  |  |  |

## Legend:

$\mathrm{R}=$ Readable bit
$\mathrm{W}=$ Writable bit
$\mathrm{U}=$ Unimplemented bit, read as ' 0 '
$-n=$ Value at POR
' 1 ' = Bit is set
' 0 ' = Bit is cleared $\quad x=$ Bit is unknown
bit 15-0 CTMEN<15:0>: CTMU Enabled During Conversion bits
$1=$ CTMU is enabled and connected to the selected channel during conversion $0=$ CTMU is not connected to this channel

Note 1: The actual number of channels available depends on which channels are implemented on a specific device; refer to the device data sheet for details. Unimplemented channels are read as ' 0 '.

FIGURE 24-3: 10-BIT A/D CONVERTER ANALOG INPUT MODEL


$$
\begin{aligned}
& \text { Legend: CPIN = Input Capacitance } \\
& \mathrm{V} T \quad=\text { Threshold Voltage } \\
& \text { ILEAKAGE = Leakage Current at the pin due to } \\
& \text { various junctions } \\
& \text { RIC = Interconnect Resistance } \\
& \text { Rss = Sampling Switch Resistance } \\
& \text { Chold = Sample/Hold Capacitance (from DAC) }
\end{aligned}
$$

Note: The CPIN value depends on the device package and is not tested. The effect of CPIN is negligible if $\mathrm{Rs} \leq 5 \mathrm{k} \Omega$.

EQUATION 24-1: AID CONVERSION CLOCK PERIOD

$$
\begin{gathered}
\mathrm{TAD}=\mathrm{TCY}(\mathrm{ADCS}+1) \\
\mathrm{ADCS}=\frac{\mathrm{TAD}}{\mathrm{TCY}}-1
\end{gathered}
$$

Note: Based on Tcy = 2/Fosc; Doze mode and PLL are disabled.

FIGURE 24-4: 12-BIT AID TRANSFER FUNCTION


FIGURE 24-5: 10-BIT AID TRANSFER FUNCTION


NOTES:

### 25.0 TRIPLE COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 46. "Scalable Comparator Module" (DS39734). The information in this data sheet supersedes the information in the FRM.

The triple comparator module provides three dual input comparators. The inputs to the comparator can be configured to use any one of five external analog inputs (CxINA, CxINB, CxINC, CxIND and Vref+) and a
voltage reference input from one of the internal band gap references or the comparator voltage reference generator (VBG, VBG/2, VBG/6 and CVREF).
The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals ' 1 ', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.
A simplified block diagram of the module in shown in Figure 25-1. Diagrams of the possible individual comparator configurations are shown in Figure 25-2.
Each comparator has its own control register, CMxCON (Register 25-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 25-2).

FIGURE 25-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM


Note 1: Refer to the CVRCON register (Register 26-1) for bit details.

## PIC24FJ128GA310 FAMILY

FIGURE 25-2: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 0


FIGURE 25-3: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP = 0


FIGURE 25-4: INDIVIDUAL COMPARATOR CONFIGURATIONS WHEN CREF = 1 AND CVREFP = 1


## PIC24FJ128GA310 FAMILY

## REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0, HS | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CEN | COE | CPOL | - | - | - | CEVT | COUT |
| bit 15 |  |  |  |  | bit 8 |  |  |


| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EVPOL1 | EVPOL0 | - | CREF | - | - | CCH1 | CCH0 |
| bit 7 |  |  |  |  | bit 0 |  |  |


| Legend: | HS $=$ Hardware Settable bit | HSC = Hardware Settable/Clearable bit |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as 0 ' |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |


| bit 15 | CEN: Comparator Enable bit <br> 1 = Comparator is enabled <br> $0=$ Comparator is disabled |
| :---: | :---: |
| bit 14 | COE: Comparator Output Enable bit <br> 1 = Comparator output is present on the CxOUT pin <br> $0=$ Comparator output is internal only |
| bit 13 | CPOL: Comparator Output Polarity Select bit <br> 1 = Comparator output is inverted <br> $0=$ Comparator output is not inverted |
| bit 12-10 | Unimplemented: Read as ' 0 ' |
| bit 9 | CEVT: Comparator Event bit <br> 1 = Comparator event that is defined by EVPOL<1:0> has occurred; subsequent triggers and interrupts are disabled until the bit is cleared <br> $0=$ Comparator event has not occurred |
| bit 8 | COUT: Comparator Output bit |
|  | When CPOL $=0$ : |
|  | $1=\mathrm{VIN}+>\mathrm{VIN}$ - |
|  | $0=\mathrm{VIN}+<\mathrm{VIN}-$ |
|  | $\frac{\text { When CPOL }=1:}{1=\mathrm{VIN}+\text { - VIN- }}$ |
|  | $0=\mathrm{VIN}+>\mathrm{VIN}$ - |

bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits
11 = Trigger/eventinterrupt is generated on any change of the comparator output (while CEVT = 0)
$10=$ Trigger/event/interrupt is generated on transition of the comparator output:
If CPOL $=0$ (non-inverted polarity):
High-to-low transition only.
If CPOL $=1$ (inverted polarity):
Low-to-high transition only.
$01=$ Trigger/event/interrupt is generated on transition of comparator output:
If $\mathrm{CPOL}=0$ (non-inverted polarity):
Low-to-high transition only.
If CPOL $=1$ (inverted polarity):
High-to-low transition only.
$00=$ Trigger/event/interrupt generation is disabled
bit $5 \quad$ Unimplemented: Read as ' 0 '

## REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

bit 4 CREF: Comparator Reference Select bits (non-inverting input)
$1=$ Non-inverting input connects to the internal CVREF voltage
$0=$ Non-inverting input connects to the CxINA pin
bit 3-2 Unimplemented: Read as ' 0 '
bit 1-0 $\quad \mathbf{C C H}<1: 0>$ : Comparator Channel Select bits
11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
$10=$ Inverting input of the comparator connects to the CXIND pin
$01=$ Inverting input of the comparator connects to the CxINC pin
$00=$ Inverting input of the comparator connects to the CxINB pin

## REGISTER 25-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMIDL | - | - | - | - | C3EVT | C2EVT | C1EVT |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | C3OUT | C2OUT | C1OUT |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | HSC = Hardware Settable/Clearable bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | ' 0 ' $=$ Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 15 | CMIDL: Comparator Stop in Idle Mode bit |
| :---: | :---: |
|  | 1 = Discontinue operation of all comparators when device enters Idle mode <br> 0 = Continue operation of all enabled comparators in Idle mode |
| bit 14-11 | Unimplemented: Read as '0' |
| bit 10 | C3EVT: Comparator 3 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 3 (CM3CON<9>). |
| bit 9 | C2EVT: Comparator 2 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 2 (CM2CON<9>). |
| bit 8 | C1EVT: Comparator 1 Event Status bit (read-only) |
|  | Shows the current event status of Comparator 1 (CM1CON<9>). |
| bit 7-3 | Unimplemented: Read as '0' |
| bit 2 | C30UT: Comparator 3 Output Status bit (read-only) |
|  | Shows the current output of Comparator 3 (CM3CON<8>). |
| bit 1 | C2OUT: Comparator 2 Output Status bit (read-only) |
|  | Shows the current output of Comparator 2 (CM2CON<8>). |
| bit 0 | C1OUT: Comparator 1 Output Status bit (read-only) |
|  | Shows the current output of Comparator 1 (CM1CON<8>). |

NOTES:

### 26.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", Section 19. "Dual Comparator Module" (DS39710). The information in this data sheet supersedes the information in the FRM.

### 26.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 26-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR<3:0>), with one range offering finer resolution.
The comparator reference supply voltage can come from either VDD and Vss, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

## REGISTER 26-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | CVREFP | CVREFM1 | CVREFM0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CVREN | CVROE | CVRR | CVRSS | CVR3 | CVR2 | CVR1 | CVR0 |
| bit 7 |  |  | bit 0 |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared |$\quad \mathrm{x}=$ Bit is unknown

bit 15-11 Unimplemented: Read as '0'
bit 10 CVREFP: Voltage Reference Select bit (valid only when CREF is ' 1 ')
$1=$ VREF+ is used as a reference voltage to the comparators
$0=$ The CVR (4-bit DAC) within this module provides the the reference voltage to the comparators
bit 9-8 CVREFM<1:0>: Band Gap Reference Source Select bits (valid only when CCH<1:0> = 11)
$00=$ Band gap voltage is provided as an input to the comparators
01 = Band gap voltage, divided by two, is provided as an input to the comparators
$10=$ Band gap voltage, divided by six, is provided as an input to the comparators
$11=$ VREF+ pin is provided as an input to the comparators
bit $7 \quad$ CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit is powered on
$0=$ CVREF circuit is powered down
bit 6 CVROE: Comparator VREF Output Enable bit
1 = CVref voltage level is output on the CVRef pin
$0=$ CVREF voltage level is disconnected from the CVref pin
bit 5 CVRR: Comparator Vref Range Selection bit
1 = CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size
$0=$ CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size
bit 4 CVRSS: Comparator VREF Source Selection bit
1 = Comparator reference source, CVRSRC = VREF+ - VREF-
0 = Comparator reference source, CVRSRC = AVDD - AVss
bit 3-0 CVR<3:0>: Comparator VREF Value Selection $0 \leq C V R<3: 0>\leq 15$ bits
When CVRR = 1:
CVREF = (CVR<3:0>/24) • (CVRSRC)
When CVRR = 0 :
CVREF $=1 / 4 \bullet(C V R S R C)+(C V R<3: 0>/ 32) \bullet(C V R S R C)$

### 27.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Measurement Unit, refer to the "PIC24F Family Reference Manual", Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen external edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edge levels or edge transitions
- Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement
Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.
The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 enables the module and controls the mode of operation of the CTMU, as well as controlling edge sequencing. CTMUCON2 controls edge source selection and edge source polarity selection. The CTMUICON register selects the current range of current source and trims the current.


### 27.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTEDG1 through CTEDG13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

EQUATION 27-1:
$I=C \cdot \frac{d V}{d T}$
For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second $A / D$ channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.
Figure 27-1 illustrates the external connections used for capacitance measurements, and how the CTMU and $A / D$ modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "PIC24F Family Reference Manual", Section 11. "Charge Time Measurement Unit (CTMU)".

## PIC24FJ128GA310 FAMILY

FIGURE 27-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT


### 27.2 Measuring Time

Time measurements on the pulse width can be similarly performed using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 27-2 displays the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible.

### 27.3 Pulse Generation and Delay

The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module.

When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON1<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CdeLAY) is connected to the Comparator 2 pin, C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge Cdelay when an edge event is detected. When Cdelay charges above the CVref trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of Cdelay and the CVREF trip point.

Figure 27-3 illustrates the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTED1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the "PIC24F Family Reference Manual".

FIGURE 27-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT


FIGURE 27-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION


## PIC24FJ128GA310 FAMILY

REGISTER 27-1: CTMUCON1: CTMU CONTROL REGISTER 1

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTMUEN | - | CTMUSIDL | TGEN | EDGEN | EDGSEQEN | IDISSEN | CTTRIG |
| bit 15 |  |  |  | bit 8 |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplement | as '0' |
| :---: | :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared | $x=$ Bit is unknown |


| bit 15 | CTMUEN: CTMU Enable bit <br> 1 = Module is enabled <br> $0=$ Module is disabled |
| :---: | :---: |
| bit 14 | Unimplemented: Read as ' 0 ' |
| bit 13 | CTMUSIDL: Stop in Idle Mode bit <br> $1=$ Discontinue module operation when device enters Idle mode <br> $0=$ Continue module operation in Idle mode |
| bit 12 | TGEN: Time Generation Enable bit <br> 1 = Enables edge delay generation <br> 0 = Disables edge delay generation |
| bit 11 | EDGEN: Edge Enable bit <br> 1 = Edges are not blocked <br> 0 = Edges are blocked |
| bit 10 | EDGSEQEN: Edge Sequence Enable bit <br> 1 = Edge 1 event must occur before Edge 2 event can occur <br> $0=$ No edge sequence is needed |
| bit 9 | IDISSEN: Analog Current Source Control bit <br> 1 = Analog current source output is grounded <br> $0=$ Analog current source output is not grounded |
| bit 8 | CTTRIG: Trigger Control bit 1 = Trigger output is enabled $0=$ Trigger output is disabled |
| bit 7-0 | Unimplemented: Read as ' 0 ' |

## REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2



## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared |

bit 15 EDG1MOD: Edge 1 Edge-Sensitive Select bit
1 = Input is edge-sensitive
$0=$ Input is level-sensitive
bit 14 EDG1POL: Edge 1 Polarity Select bit
1 = Edge 1 is programmed for a positive edge response
$0=$ Edge 1 is programmed for a negative edge response
bit 13-10 EDG1SEL<3:0>: Edge 1 Source Select bits
1111 = Edge 1 source is Comparator 3 output
1110 = Edge 1 source is Comparator 2 output
1101 = Edge 1 source is Comparator 1 output
1100 = Edge 1 source is IC3
1011 = Edge 1 source is IC2
1010 = Edge 1 source is IC1
1001 = Edge 1 source is CTED8
$1000=$ Edge 1 source is CTED7 ${ }^{(1)}$
0111 = Edge 1 source is CTED6
0110 = Edge 1 source is CTED5
0101 = Edge 1 source is CTED4
$0100=$ Edge 1 source is CTED3 ${ }^{(1)}$
0011 = Edge 1 source is CTED1
0010 = Edge 1 source is CTED2
0001 = Edge 1 source is OC1
0000 = Edge 1 source is Timer1
bit 9 EDG2STAT: Edge 2 Status bit
Indicates the status of Edge 2 and can be written to control current source.
1 = Edge 2 has occurred
0 = Edge 2 has not occurred
bit 8 EDG1STAT: Edge 1 Status bit
Indicates the status of Edge 1 and can be written to control current source.
1 = Edge 1 has occurred
0 = Edge 1 has not occurred
bit 7 EDG2MOD: Edge 2 Edge-Sensitive Select bit
1 = Input is edge-sensitive
$0=$ Input is level-sensitive
bit 6 EDG2POL: Edge 2 Polarity Select bit
1 = Edge 2 is programmed for a positive edge
$0=$ Edge 2 is programmed for a positive edge
Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

## PIC24FJ128GA310 FAMILY

## REGISTER 27-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

```
bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
    1111 = Edge 2 source is Comparator 3 output
    1110 = Edge 2 source is Comparator 2 output
    1101 = Edge 2 source is Comparator }1\mathrm{ output
    1100 = Unimplemented Do not use
    1011 = Edge 2 source is IC3
    1010 = Edge 2 source is IC2
    1001 = Edge 2 source is IC1
    1000 = Edge 2 source is CTED13
    0111 = Edge 2 source is CTED12
    0110 = Edge 2 source is CTED11(1)
    0101 = Edge 2 source is CTED10(1)
    0100 = Edge 2 source is CTED9
    0011 = Edge 2 source is CTED1
    0010 = Edge 2 source is CTED2
    0001 = Edge 2 source is OC1
    0000 = Edge 2 source is Timer1
bit 1-0 Unimplemented: Read as '0'
```

Note 1: Edge sources, CTED3, CTED7, CTED10 and CTED11, are available in 100-pin devices only.

## REGISTER 27-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ITRIM5 | ITRIM4 | ITRIM3 | ITRIM2 | ITRIM1 | ITRIM0 | IRNG1 | IRNG0 |
| bit 15 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 7 |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' $=$ Bit is set | $' 0$ ' $=$ Bit is cleared | $\mathrm{x}=$ Bit is unknown


| bit 15-10 | ITRIM<5:0>: Current Source Trim bits |
| :--- | :--- |
|  | $011111=$ Maximum positive change from nominal current |
|  | 011110 |
|  | . |
|  | . |
|  | $000001=$ Minimum positive change from nominal current |
|  | $000000=$ Nominal current output specified by IRNG $<1: 0>$ |
|  | $111111=$ Minimum negative change from nominal current |

NOTES:

### 28.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the High/Low-Voltage Detect, refer to the "PIC24F Family Reference Manual", Section 36. "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725).

The High/Low-Voltage Detect (HLVD) module is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.
The HLVD Control register (see Register 28-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

FIGURE 28-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM


## PIC24FJ128GA310 FAMILY

REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HLVDEN | - | LSIDL | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |
| R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 <br> VDIR BGVST IRVST - HLVDL3 HLVDL2 HLVDL1 HLVDL0 <br> bit 7        |  |  |  |  |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1 '=$ Bit is set | $' 0$ ' $=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 15 HLVDEN: High/Low-Voltage Detect Power Enable bit
$1=$ HLVD is enabled
$0=$ HLVD is disabled
bit $14 \quad$ Unimplemented: Read as ' 0 '
bit 13 LSIDL: HLVD Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
$0=$ Continue module operation in Idle mode
bit 12-8 Unimplemented: Read as ' 0 '
bit $7 \quad$ VDIR: Voltage Change Direction Select bit
1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)
$0=$ Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)
bit $6 \quad$ BGVST: Band Gap Voltage Stable Flag bit
1 = Indicates that the band gap voltage is stable
$0=$ Indicates that the band gap voltage is unstable
bit $5 \quad$ IRVST: Internal Reference Voltage Stable Flag bit
1 = Internal reference voltage is stable; the High-Voltage Detect logic generates the interrupt flag at the specified voltage range
$0=$ Internal reference voltage is unstable; the High-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled
bit $4 \quad$ Unimplemented: Read as ' 0 '
bit 3-0 HLVDL<3:0>: High/Low-Voltage Detection Limit bits
1111 = External analog input is used (input comes from the LVDIN pin)
$1110=$ Trip point $1^{(1)}$
$1101=$ Trip point $2^{(1)}$
$1100=$ Trip point $3^{(1)}$
.
.
$0100=$ Trip point $11^{(1)}$
00xx = Unused
Note 1: For the actual trip point, see Section 32.0 "Electrical Characteristics".

### 29.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual". The information in this data sheet supersedes the information in the FRMs.

- Section 9. "Watchdog Timer (WDT)" (DS39697)
- Section 32. "High-Level Device Integration" (DS39719)
- Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ128GA310 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming ${ }^{\text {TM }}$
- In-Circuit Emulation


### 29.1 Configuration Bits

The Configuration bits can be programmed (read as ' 0 ’), or left unprogrammed (read as ' 1 '), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A detailed explanation of the various bit functions is provided in Register 29-1 through Register 29-6.
Note that address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space ( 800000 h -FFFFFFh) which can only be accessed using table reads and table writes.

### 29.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ128GA310 FAMILY DEVICES

In PIC24FJ128GA310 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 29-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

## Note: Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.
The upper byte of all Flash Configuration Words in program memory should always be '0000 0000'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing ' 0 's to these locations has no effect on device operation.
Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

## TABLE 29-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ128GA310 FAMILY DEVICES

| Device | Configuration Word Addresses |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| PIC24FJ64GA3XX | ABFEh | ABFCh | ABFAh | ABF8h |
| PIC24FJ128GA3XX | 157FEh | 157FCh | 157FAh | 157F8h |

## PIC24FJ128GA310 FAMILY

REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1

| U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  | bit 16 |  |
| r-x | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| $r$ | JTAGEN | GCP | GWRP | $\overline{\text { DEBUG }}$ | $\overline{\text { LPCFG }}$ | ICS1 | ICSO |
| bit 15 |  |  |  |  |  |  | bit 8 |
| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| WINDIS | FWDTEN1 | FWDTEN0 | FWPSA | WDTPS3 | WDTPS2 | WDTPS1 | WDTPS0 |
| bit 7 |  |  |  |  |  |  | bit 0 |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15 | Reserved: The value is unknown; program as ' 0 ' |
| bit 14 | JTAGEN: JTAG Port Enable bit <br> 1 = JTAG port is enabled <br> $0=$ JTAG port is disabled |
| bit 13 | GCP: General Segment Program Memory Code Protection bit <br> $1=$ Code protection is disabled <br> $0=$ Code protection is enabled for the entire program memory space |
| bit 12 | GWRP: General Segment Code Flash Write Protection bit <br> 1 = Writes to program memory are allowed <br> $0=$ Writes to program memory are not allowed |
| bit 11 | DEBUG: Background Debugger Enable bit <br> 1 = Device resets into Operational mode <br> 0 = Device resets into Debug mode |
| bit 10 | LPCFG: Low-Voltage/Retention Regulator Configuration bit <br> 1 = Low-voltage/retention regulator is always disabled <br> $0=$ Low-power, low-voltage/retention regulator is enabled and controlled in firmware by the RETEN bit |
| bit 9-8 | ICS<1:0>: Emulator Pin Placement Select bits <br> 11 = Emulator functions are shared with PGEC1/PGED1 <br> $10=$ Emulator functions are shared with PGEC2/PGED2 <br> 01 = Emulator functions are shared with PGEC3/PGED3 <br> 00 = Reserved; do not use |
| bit 7 | WINDIS: Windowed Watchdog Timer Disable bit <br> 1 = Standard Watchdog Timer is enabled <br> $0=$ Windowed Watchdog Timer is enabled; (FWDTEN<1:0> must not be ' 00 ') |
| bit 6-5 | FWDTEN<1:0>: Watchdog Timer Configuration bits <br> 11 = WDT is always enabled; SWDTEN bit has no effect <br> $10=$ WDT is enabled and controlled in firmware by the SWDTEN bit <br> 01 = WDT is enabled only in Run mode and disabled in Sleep modes; SWDTEN bit is disabled <br> $00=$ WDT is disabled; SWDTEN bit is disabled |
| bit 4 | FWPSA: WDT Prescaler Ratio Select bit <br> 1 = Prescaler ratio of 1:128 <br> $0=$ Prescaler ratio of $1: 32$ |

## REGISTER 29-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS<3:0>: Watchdog Timer Postscaler Select bits

$$
1111=1: 32,768
$$

$$
1110=1: 16,384
$$

$$
1101=1: 8,192
$$

$$
1100=1: 4,096
$$

$$
1011=1: 2,048
$$

$$
1010=1: 1,024
$$

$$
1001=1: 512
$$

$$
1000=1: 256
$$

$$
0111=1: 128
$$

$$
0110=1: 64
$$

$$
0101=1: 32
$$

$$
0100=1: 16
$$

$$
0011=1: 8
$$

$$
0010=1: 4
$$

$$
0001=1: 2
$$

$$
0000=1: 1
$$

## PIC24FJ128GA310 FAMILY

## REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2

| U-1 | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | $\mathrm{U}-1$ | U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |
| bit 23 |  |  |  |  |  |  |  |


| R/PO-1 | $\mathrm{r}-1$ | $\mathrm{r}-1$ | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IESO | r | r | $\overline{\text { ALTVRF1 }}$ | $\overline{\text { ALTVRF0 }}$ | FNOSC2 | FNOSC1 | FNOSC0 |
| bit 15 |  |  |  | bit 8 |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | r-1 | r-1 | R/PO-1 | R/PO-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FCKSM1 | FCKSM0 | OSCIOFCN | IOL1WAY | r | r | POSCMD1 | POSCMD0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15 | IESO: Internal External Switchover bit |
|  | $1=$ IESO mode (Two-Speed Start-up) is enabled |
|  | $0=$ IESO mode (Two-Speed Start-up) is disabled |
| bit 14-13 | Reserved: Always maintain as ' 1 ' |
| bit 12-11 | ALTVRF<1:0> : Alternate VREF/CVREF Pins Selection bits |
|  | $00=$ Voltage reference input, $\mathrm{A} / \mathrm{D}=\mathrm{RB} 0 / \mathrm{RB} 1, \quad$ Comparator $=$ RB0/RB1 |
|  | $01=$ Voltage reference input, A/D $=$ RB0/RB1, Comparator $=$ RA9, RA10 |
|  | $10=$ Voltage reference input, $A / D=$ RA9/RA10, Comparator $=$ RB0, RB1 |
|  | 11 = Voltage reference input, A/D = RA9/RA10, Comparator = RA9, RA10 |
| bit 10-8 | FNOSC<2:0>: Initial Oscillator Select bits |
|  | 111 = Fast RC Oscillator with Postscaler (FRCDIV) |
|  | 110 = Reserved |
|  | 101 = Low-Power RC Oscillator (LPRC) |
|  | 100 = Secondary Oscillator (SOSC) |
|  | 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL) |
|  | 010 = Primary Oscillator (XT, HS, EC) |
|  | 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL) |
|  | $000=$ Fast RC Oscillator (FRC) |
| bit 7-6 | FCKSM<1:0>: Clock Switching and Fail-Safe Clock Monitor Configuration bits |
|  | 1x = Clock switching and Fail-Safe Clock Monitor are disabled |
|  | 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled |
|  | 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled |
| bit 5 | OSCIOFCN: OSCO Pin Configuration bit |
|  | If POSCMD<1:0> = 11 or 00: |
|  | 1 = OSCO/CLKO/RC15 functions as CLKO (Fosc/2) |
|  | 0 = OSCO/CLKO/RC15 functions as port I/O (RC15) |
|  | If POSCMD<1:0> = 10 or 01: |
|  | OSCIOFCN has no effect on OSCO/CLKO/RC15. |
| bit 4 | IOL1WAY: IOLOCK One-Way Set Enable bit |
|  | $1=$ The IOLOCK bit (OSCCON $<6>$ ) can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time. <br> $0=$ The IOLOCK bit can be set and cleared as needed, provided the unlock sequence has been completed |

## REGISTER 29-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

bit 3-2 Reserved: Always maintain as ' 1 '
bit 1-0 POSCMD<1:0>: Primary Oscillator Configuration bits
11 = Primary Oscillator mode is disabled
$10=$ HS Oscillator mode is selected
$01=$ XT Oscillator mode is selected
$00=$ EC Oscillator mode is selected

## PIC24FJ128GA310 FAMILY

## REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3

| U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  |  |  |
| R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 R/PO-1 r-1 R/PO-1 <br> WPEND WPCFG WPDIS BOREN WDTWIN1 WDTWIN0 r SOSCSEL <br> bit 15        |  |  |  |  |  |  |  |$.$| Wit 8 |
| :--- |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VBTBOR | WPFP6 | (3) | WPFP5 | WPFP4 | WPFP3 | WPFP2 | WPFP1 |
| bit 7 | WPFP0 |  |  |  |  |  |  |


| Legend: | $\mathrm{PO}=$ Program Once bit | $r=$ Reserved bit |
| :--- | :--- | :--- |
| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0 '=$ Bit is cleared $\quad x=$ Bit is unknown |

bit 23-16 Unimplemented: Read as ' 1 '
bit 15 WPEND: Segment Write Protection End Page Select bit
1 = Protected code segment upper boundary is at the last page of program memory; the lower boundary is the code page specified by WPFP<6:0>
$0=$ Protected code segment lower boundary is at the bottom of the program memory (000000h); upper boundary is the code page specified by WPFP<6:0>
bit 14 WPCFG: Configuration Word Code Page Write Protection Select bit
$1=$ Last page (at the top of program memory) and Flash Configuration Words are not write-protected ${ }^{(1)}$
0 = Last page and Flash Configuration Words are write-protected provided WPDIS = ‘0'
bit 13 WPDIS: Segment Write Protection Disable bit
1 = Segmented code protection is disabled
$0=$ Segmented code protection is enabled; protected segment is defined by the WPEND, WPCFG and WPFPx Configuration bits
bit 12 BOREN: Brown-out Reset Enable bit
1 = BOR is enabled (all modes except Deep Sleep)
$0=B O R$ is disabled
bit 11-10 WDTWIN<1:0>: Watchdog Timer Window Width Select bits
$11=25 \%$
10 = 37.5\%
$01=50 \%$
$00=75 \%$
bit 9 Reserved: Always maintain as ' 1 '
bit 8 SOSCSEL: SOSC Selection bit
1 = SOSC circuit is selected
$0=$ Digital (SCLKI) mode ${ }^{(2)}$
bit $7 \quad$ VBTBOR: Vbat BOR Enable bit
$1=$ VBAT BOR is enabled
$0=$ VBAт BOR is disabled
Note 1: Regardless of WPCFG status, if WPEND $=1$ or if WPFP corresponds to the Configuration Word page, the Configuration Word page is protected.
2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
3: For the 62K devices: PIC24FJ64GA310, PIC24FJ64GA308 and PIC24FJ64GA306, bit 6 should be maintained as ' 0 '.

## REGISTER 29-3: CW3: FLASH CONFIGURATION WORD 3 (CONTINUED)

bit 6-0 WPFP<6:0>: Write-Protected Code Segment Boundary Page bits ${ }^{(3)}$
Designates the 256 instruction words page boundary of the protected code segment.
If WPEND = 1:
Specifies the lower page boundary of the code-protected segment; the last page being the last implemented page in the device.
If WPEND $=0$ :
Specifies the upper page boundary of the code-protected segment; Page 0 being the lower boundary.
Note 1: Regardless of WPCFG status, if WPEND $=1$ or if WPFP corresponds to the Configuration Word page, the Configuration Word page is protected.
2: Ensure that the SCLKI pin is made a digital input while using this configuration (see Table 11-1).
3: For the 62K devices: PIC24FJ64GA310, PIC24FJ64GA308 and PIC24FJ64GA306, bit 6 should be maintained as ' 0 '.

## PIC24FJ128GA310 FAMILY

## REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4

| U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |  |
| bit $23 \times 10$ bit 16 |  |  |  |  |  |  |  |  |


| r-1 | $r-1$ | $r-1$ | $r-1$ | $r-1$ | $r$ | $r$ | R/PO-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r$ | $r$ | $r$ | $r$ | $r$ | $r$ |  | DSSWEN |
| bit 15 |  |  |  |  |  |  |  |


| R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 | R/PO-1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DSWDTEN | DSBOREN | DSWDTOSC | DSWDPS4 | DSWDPS3 | DSWDPS2 | DSWDPS1 | DSWDPS0 |
| bit 7 |  |  |  | bit 0 |  |  |  |


| Legend: | $r=$ Reserved bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |


| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :---: | :---: |
| bit 15-9 | Reserved: Read as ' 1 ' |
| bit 8 | DSSWEN: Deep Sleep Software Control Select bit <br> 1 = Deep Sleep operation is enabled and controlled by the DSEN bit <br> $0=$ Deep Sleep operation is disabled |
| bit 7 | DSWDTEN: Deep Sleep Watchdog Timer Enable bit <br> 1 = Deep Sleep WDT is enabled <br> $0=$ Deep Sleep WDT is disabled |
| bit 6 | DSBOREN: Deep Sleep Brown-out Reset Enable bit <br> $1=$ BOR is enabled in Deep Sleep mode <br> $0=$ BOR is disabled in Deep Sleep mode (remains active in other Sleep modes |
| bit 5 | SWDTOSC: Deep Sleep Watchdog Tim |

1 = Clock source is LPRC
$0=$ Clock source is SOSC

## REGISTER 29-4: CW4: FLASH CONFIGURATION WORD 4 (CONTINUED)

bit 4-0 DSWDPS<4:0>: Deep Sleep Watchdog Timer Postscaler Select bits
$11111=1: 68,719,476,736$ ( 25.7 days)
$11110=1: 34,359,738,368(12.8$ days)
$11101=1: 17,179,869,184$ (6.4 days)
$11100=1: 8,589,934592$ (77.0 hours)
$11011=1: 4,294,967,296$ (38.5 hours)
$11010=1: 2,147,483,648$ (19.2 hours)
$11001=1: 1,073,741,824$ (9.6 hours)
$11000=1: 536,870,912$ (4.8 hours)
$10111=1: 268,435,456$ ( 2.4 hours)
$10110=1: 134,217,728$ ( 72.2 minutes)
$10101=1: 67,108,864$ ( 36.1 minutes)
$10100=1: 33,554,432$ ( 18.0 minutes)
$10011=1: 16,777,216$ ( 9.0 minutes)
$10010=1: 8,388,608$ ( 4.5 minutes)
$10001=1: 4,194,304$ (135.3 s)
$10000=1: 2,097,152$ ( 67.7 s )
$01111=1: 1,048,576$ ( 33.825 s )
$01110=1: 524,288$ (16.912 s)
$01101=1: 262,114(8.456 \mathrm{~s})$
$01100=1: 131,072$ ( 4.228 s )
$01011=1: 65,536(2.114 \mathrm{~s})$
$01010=1: 32,768$ ( 1.057 s )
$01001=1: 16,384(528.5 \mathrm{~ms})$
$01000=1: 8,192(264.3 \mathrm{~ms})$
$00111=1: 4,096(132.1 \mathrm{~ms})$
$00110=1: 2,048$ ( 66.1 ms )
$00101=1: 1,024(33 \mathrm{~ms})$
$00100=1: 512(16.5 \mathrm{~ms})$
$00011=1: 256(8.3 \mathrm{~ms})$
$00010=1: 128(4.1 \mathrm{~ms})$
$00001=1: 64(2.1 \mathrm{~ms})$
$00000=1: 32(1 \mathrm{~ms})$

## PIC24FJ128GA310 FAMILY

## REGISTER 29-5: DEVID: DEVICE ID REGISTER

| U-1 | U-1 | U-1 | U-1 | $U-1$ | $U-1$ | $U-1$ | $U-1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  | bit 16 |  |  |  |


| R |  | R | R | R | R | R | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAMID7 | FAMID6 | FAMID5 | FAMID4 | FAMID3 | FAMID2 | FAMID1 | FAMID0 |
| bit 15 |  |  |  |  | bit 8 |  |  |


| R | R | R | R | R | R | R | R |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEV7 | DEV6 | DEV5 | DEV4 | DEV3 | DEV2 | DEV1 | DEV0 |
| bit 7 |  |  |  | bit 0 |  |  |  |

Legend: $R=$ Readable bit $\quad U=$ Unimplemented bit

| bit 23-16 | Unimplemented: Read as ' 1 ' |
| :--- | :--- |
| bit 15-8 | FAMID<7:0>: Device Family Identifier bits |
|  | 0100 0110 = PIC24FJ128GA310 family |
| bit 7-0 | DEV<7:0>: Individual Device Identifier bits |
|  | $1110 \quad 0000=$ PIC24FJ64GA306 |
|  | $11100010=$ PIC24FJ128GA306 |
|  | $11100100=$ PIC24FJ64GA308 |
|  | $11100110=$ PIC24FJ128GA308 |
|  | 1110 1000 $=$ PIC24FJ64GA310 |
|  | $11101010=$ PIC24FJ128GA310 |

## REGISTER 29-6: DEVREV: DEVICE REVISION REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-O | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 23 |  |  |  |  |  |  |  |


| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


Legend: $\mathrm{R}=$ Readable bit $\mathrm{U}=$ Unimplemented bit
bit 23-4 Unimplemented: Read as ' 0 '
bit 3-0 REV<3:0>: Device revision identifier bits

### 29.2 On-Chip Voltage Regulator

All PIC24FJ128GA310 family devices power their core digital logic at a nominal 1.8 V . This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3 V . To simplify system design, all devices in the PIC24FJ128GA310 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.
This regulator is always enabled. It provides a constant voltage ( 1.8 V nominal) to the digital core logic, from a VDD of about 2.1 V all the way up to the device's VdDmAX. It does not have the capability to boost VdD levels. In order to prevent "brown-out" conditions when the voltage drops too low for the regulator, the Brown-out Reset occurs. Then the regulator output follows VDD with a typical voltage drop of 300 mV .
A low-ESR capacitor (such as ceramic) must be connected to the VcAP pin (Figure 29-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in Section 32.1 "DC Characteristics".

FIGURE 29-1: CONNECTIONS FOR THE ON-CHIP REGULATOR


Note 1: This is a typical operating voltage. Refer to Section 32.0 "Electrical Characteristics" for the full operating ranges of VDD.

### 29.2.1 ON-CHIP REGULATOR AND POR

The voltage regulator takes approximately $10 \mu \mathrm{~s}$ for it to generate output. During this time, designated as TVREG, code execution is disabled. TVREG is applied every time the device resumes operation after any power-down, including Sleep mode. TVReg is determined by the status of the VREGS bit ( $\mathrm{RCON}<8>$ ) and the WDTWIN Configuration bits (CW3<11:10>). Refer to Section 32.0 "Electrical Characteristics" for more information on TVREG.


The on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator can be made to enter Standby mode on its own whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit ( $\mathrm{RCON}<8>$ ). Clearing the VREGS bit enables the Standby mode. When waking up from Standby mode, the regulator needs to wait for TVREG to expire before wake-up.

### 29.2.3 LOW-VOLTAGE/RETENTION REGULATOR

When power-saving modes, such as Sleep and Deep Sleep are used, PIC24FJ128GA310 family devices may use a separate low-power, low-voltage/retention regulator to power critical circuits. This regulator, which operates at 1.2 V nominal, maintains power to data RAM and the RTCC while all other core digital logic is powered down. It operates only in Sleep, Deep Sleep and Vbat modes.
The low-voltage/retention regulator is described in more detail in Section 10.1.3 "Low-Voltage/Retention Regulator".

## PIC24FJ128GA310 FAMILY

### 29.3 Watchdog Timer (WDT)

For PIC24FJ128GA310 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.
The nominal WDT clock source from LPRC is 31 kHz . This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT Time-out period (TWDT) of 1 ms in 5 -bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS $<3: 0>$ Configuration bits (CW1<3:0>), which allows the selection of a total of 16 settings, from 1:1 to $1: 32,768$. Using the prescaler and postscaler time-out periods, ranging from 1 ms to 131 seconds, can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE ( $\mathrm{RCON}<3: 2>$ ) bits will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

### 29.3.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<7>) to ' 0 '.

### 29.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN<1:0> Configuration bits. When the Configuration bits, FWDTEN<1:0> = 11, the WDT is always enabled.
The WDT can be optionally controlled in software when the Configuration bits, FWDTEN $\langle 1: 0>=10$. When FWDTEN<1:0> = 00, the Watchdog Timer is always disabled. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

FIGURE 29-2: WDT BLOCK DIAGRAM


### 29.4 Program Verification and Code Protection

PIC24FJ128GA310 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

### 29.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ128GA310 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.
Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to ' 0 ', internal write and erase operations to program memory are blocked.

### 29.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ128GA310 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.
The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected, by specifying the 512 -word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.
The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (=1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.
A separate bit, WPCFG, is used to protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page in addition to the pages selected by the WPEND and WPFP<6:0> bits setting. This is useful in circumstances where write protection is needed for both the code segment in the bottom of the memory and the Flash Configuration Words.
The various options for segment code protection are shown in Table 29-2.

TABLE 29-2: CODE SEGMENT PROTECTION CONFIGURATION OPTIONS

| Segment Configuration Bits |  | Write/Erase Protection of Code Segment |  |
| :---: | :---: | :---: | :--- | :--- |
| WPDIS | WPEND |  |  |
| 1 | x | x | No additional protection is enabled; all program memory protection is configured <br> by GCP and GWRP. |
| 0 | 1 | x | Addresses from the first address of the code page are defined by WPFP<7:0> <br> through the end of implemented program memory (inclusive); write/erase <br> protected, including Flash Configuration Words. |
| 0 | 0 | 1 | Address 000000h through the last address of the code page is defined by <br> WPFP<7:0> (inclusive); write/erase protected. |
| 0 | 0 | 0 | Address 000000 h through the last address of code page is defined by <br> WPFP<7:0> (inclusive); write/erase protected and the last page, including Flash <br> Configuration Words, are write/erase protected. |

## PIC24FJ128GA310 FAMILY

### 29.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers - shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.
The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

### 29.5 JTAG Interface

PIC24FJ128GA310 family devices implement a JTAG interface, which supports boundary scan device testing.

### 29.6 In-Circuit Serial Programming

PIC24FJ128GA310 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power (VDD), ground (Vss) and $\overline{M C L R}$. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

### 29.7 In-Circuit Debugger

When MPLAB ${ }^{\circledR}$ ICD 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.
To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{M C L R}$, VDD, Vss and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

### 30.0 DEVELOPMENT SUPPORT

The $\mathrm{PIC}^{\circledR}$ microcontrollers and dsPIC ${ }^{\circledR}$ digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB ${ }^{\circledR}$ IDE Software
- Compilers/Assemblers/Linkers
- MPLAB C Compiler for Various Device Families
- HI-TECH C ${ }^{\circledR}$ for Various Device Families
- MPASM ${ }^{\text {TM }}$ Assembler
- MPLINK ${ }^{\text {TM }}$ Object Linker/ MPLIB ${ }^{\text {™ }}$ Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
- MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE ${ }^{\text {TM }}$ In-Circuit Emulator
- In-Circuit Debuggers
- MPLAB ICD 3
- PICkit ${ }^{\text {TM }} 3$ Debug Express
- Device Programmers
- PICkit ${ }^{\text {TM }} 2$ Programmer
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits


### 30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows ${ }^{\circledR}$ operating system-based application that contains:

- A single graphical interface to all debugging tools
- Simulator
- Programmer (sold separately)
- In-Circuit Emulator (sold separately)
- In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers
The MPLAB IDE allows you to:
- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
- Source files (C or assembly)
- Mixed C and assembly
- Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## PIC24FJ128GA310 FAMILY

### 30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.
For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel ${ }^{\circledR}$ standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.
The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process


### 30.5 MPLINK Object Linker/ <br> MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction


### 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility


### 30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC ${ }^{\text {® }}$ DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.
The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC ${ }^{\circledR}$ Flash MCUs and dsPIC ${ }^{\circledR}$ Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new highspeed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).
The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs $\mathrm{PIC}^{\circledR}$ Flash microcontrollers and dsPIC ${ }^{\circledR}$ DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).
The MPLAB ICD 3 In -Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of $\mathrm{PIC}^{\circledR}$ and dsPIC ${ }^{\circledR}$ Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming ${ }^{\text {TM }}$.
The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit ${ }^{\text {TM }} 2$ Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows ${ }^{\circledR}$ programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit ${ }^{T M} 2$ enables in-circuit debugging on most $\mathrm{PIC}^{\circledR}$ microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.
The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display ( $128 \times 64$ ) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP ${ }^{\text {TM }}$ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.
The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.
The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.
In addition to the PICDEM ${ }^{\text {TM }}$ and dsPICDEM ${ }^{\text {TM }}$ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ ${ }^{\circledR}$ security ICs, CAN, IrDA ${ }^{\circledR}$, PowerSmart battery management, SEEVAL ${ }^{\circledR}$ evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.
Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.
Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 31.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F instruction set architecture and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous $\mathrm{PIC}^{\circledR}$ MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.
Each single-word instruction is a 24 -bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

Table 31-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 31-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register, 'Wb', without any address modifier
- The second source operand, which is typically a register, 'Ws', with or without an address modifier
- The destination of the result, which is typically a register, 'Wd', with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, ' $f$ '
- The destination, which could either be the file register, ' $f$ ', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or ' $f$ ')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of ' $k$ ')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or ' $f$ ')
However, literal instructions that involve arithmetic or logical operations use some of the following operands:
- The first source operand, which is a register, 'Wb', without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register, 'Wd', with or without an address modifier
The control instructions may use some of the following operands:
- A program memory address
- The mode of the table read and table write instructions
All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are ' 0 's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.
Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

## PIC24FJ128GA310 FAMILY

## TABLE 31-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

| Field | Description |
| :---: | :---: |
| \#text | Means literal defined by "text" |
| (text) | Means "content of text" |
| [text] | Means "the location addressed by text" |
| \{ \} | Optional field or operation |
| <n:m> | Register bit field |
| .b | Byte mode selection |
| .d | Double-Word mode selection |
| . S | Shadow register select |
| .w | Word mode selection (default) |
| bit4 | 4-bit Bit Selection field (used in word addressed instructions) $\in\{0 \ldots 15\}$ |
| C, DC, N, OV, Z | MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero |
| Expr | Absolute address, label or expression (resolved by the linker) |
| f | File register address $\in\{0000 \mathrm{~h} .$. 1FFFh\} |
| lit1 | 1-bit unsigned literal $\in\{0,1\}$ |
| lit4 | 4-bit unsigned literal $\in\{0 \ldots 15\}$ |
| lit5 | 5 -bit unsigned literal $\in\{0 \ldots 31\}$ |
| lit8 | 8-bit unsigned literal $\in\{0 \ldots 255\}$ |
| lit10 | 10-bit unsigned literal $\in\{0 . .255\}$ for Byte mode, $\{0: 1023\}$ for Word mode |
| lit14 | 14-bit unsigned literal $\in\{0 \ldots 16383\}$ |
| lit16 | 16-bit unsigned literal $\in\{0 . . .65535\}$ |
| lit23 | 23-bit unsigned literal $\in\{0 . . .8388607\}$; LSB must be '0' |
| None | Field does not require an entry, may be blank |
| PC | Program Counter |
| Slit10 | 10-bit signed literal $\in\{-512 \ldots 511\}$ |
| Slit16 | 16-bit signed literal $\in\{-32768 . .32767\}$ |
| Slit6 | 6 -bit signed literal $\in\{-16 \ldots 16\}$ |
| Wb | Base W register $\in\{\mathrm{W} 0 . . \mathrm{W} 15\}$ |
| Wd | Destination W register $\in\{\mathrm{Wd}$, [Wd], [Wd++], [Wd--], [++Wd], [--Wd] $\}$ |
| Wdo | $\begin{aligned} & \text { Destination W register } \in \\ & \{\text { Wnd, [Wnd], [Wnd++], [Wnd--], [++Wnd], [--Wnd], [Wnd+Wb] \} } \end{aligned}$ |
| Wm, Wn | Dividend, Divisor working register pair (direct addressing) |
| Wn | One of 16 working registers $\in\{W 0 . . W 15\}$ |
| Wnd | One of 16 destination working registers $\in\{W 0 . . W 15\}$ |
| Wns | One of 16 source working registers $\in\{W 0 . . W 15\}$ |
| WREG | W0 (working register used in file register instructions) |
| Ws | Source W register $\in\{\mathrm{Ws},[\mathrm{Ws}],[\mathrm{Ws}++$ ], [Ws--], [++Ws], [--Ws] $\}$ |
| Wso | Source W register $\in\{\mathrm{Wns},[\mathrm{Wns}],[\mathrm{Wns++}$, [Wns--], [++Wns], [--Wns], [Wns+Wb] \} |

TABLE 31-2: INSTRUCTION SET OVERVIEW

| Assembly Mnemonic |  | Assembly Syntax | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | ADD | f | $\mathrm{f}=\mathrm{f}+\mathrm{W}$ WEG | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | f, WREG | WREG = $\mathrm{f}+$ WREG | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | \#lit10,Wn | $W \mathrm{~d}=\mathrm{lit} 10+\mathrm{Wd}$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADD | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}$ | 1 | 1 | C, DC, N, OV, Z |
| ADDC | ADDC | f | $\mathrm{f}=\mathrm{f}+$ WREG + (C) | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | f,WREG | WREG = f + WREG + (C) | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | \#lit10,Wn | Wd $=$ lit $10+\mathrm{Wd}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | Wb, Ws, Wd | $W \mathrm{~d}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
|  | ADDC | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})$ | 1 | 1 | C, DC, N, OV, Z |
| AND | AND | f | $\mathrm{f}=\mathrm{f}$. AND . WREG | 1 | 1 | N, Z |
|  | AND | f, WREG | WREG = f.AND. WREG | 1 | 1 | N, Z |
|  | AND | \#lit10,Wn | Wd = lit10.AND. Wd | 1 | 1 | N, Z |
|  | AND | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}$. AND. Ws | 1 | 1 | N, Z |
|  | AND | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb}$.AND. lit5 | 1 | 1 | N, Z |
| ASR | ASR | f | $\mathrm{f}=$ Arithmetic Right Shift f | 1 | 1 | C, N, OV, Z |
|  | ASR | f, WREG | WREG = Arithmetic Right Shift f | 1 | 1 | C, N, OV, Z |
|  | ASR | Ws, Wd | Wd = Arithmetic Right Shift Ws | 1 | 1 | C, N, OV, Z |
|  | ASR | Wb, Wns, Wnd | Wnd = Arithmetic Right Shift Wb by Wns | 1 | 1 | N, Z |
|  | ASR | Wb, \#lit5, Wnd | Wnd = Arithmetic Right Shift Wb by lit5 | 1 | 1 | N, Z |
| BCLR | BCLR | f,\#bit4 | Bit Clear f | 1 | 1 | None |
|  | BCLR | Ws,\#bit4 | Bit Clear Ws | 1 | 1 | None |
| BRA | BRA | C, Expr | Branch if Carry | 1 | 1 (2) | None |
|  | BRA | GE, Expr | Branch if Greater than or Equal | 1 | 1 (2) | None |
|  | BRA | GEU, Expr | Branch if Unsigned Greater than or Equal | 1 | 1 (2) | None |
|  | BRA | GT, Expr | Branch if Greater than | 1 | 1 (2) | None |
|  | BRA | GTU, Expr | Branch if Unsigned Greater than | 1 | 1 (2) | None |
|  | BRA | LE, Expr | Branch if Less than or Equal | 1 | 1 (2) | None |
|  | BRA | LEU, Expr | Branch if Unsigned Less than or Equal | 1 | 1 (2) | None |
|  | BRA | LT, Expr | Branch if Less than | 1 | 1 (2) | None |
|  | BRA | LTU, Expr | Branch if Unsigned Less than | 1 | 1 (2) | None |
|  | BRA | N, Expr | Branch if Negative | 1 | 1 (2) | None |
|  | BRA | NC, Expr | Branch if Not Carry | 1 | 1 (2) | None |
|  | BRA | NN, Expr | Branch if Not Negative | 1 | 1 (2) | None |
|  | BRA | NOV, Expr | Branch if Not Overflow | 1 | 1 (2) | None |
|  | BRA | NZ, Expr | Branch if Not Zero | 1 | 1 (2) | None |
|  | BRA | OV, Expr | Branch if Overflow | 1 | 1 (2) | None |
|  | BRA | Expr | Branch Unconditionally | 1 | 2 | None |
|  | BRA | z, Expr | Branch if Zero | 1 | 1 (2) | None |
|  | BRA | Wn | Computed Branch | 1 | 2 | None |
| BSET | BSET | f, \#bit4 | Bit Set f | 1 | 1 | None |
|  | BSET | Ws, \#bit4 | Bit Set Ws | 1 | 1 | None |
| BSW | BSW.C | Ws, Wb | Write C bit to Ws<Wb> | 1 | 1 | None |
|  | BSW.Z | Ws, Wb | Write Z bit to Ws<Wb> | 1 | 1 | None |
| BTG | BTG | f,\#bit4 | Bit Toggle f | 1 | 1 | None |
|  | BTG | Ws, \#bit4 | Bit Toggle Ws | 1 | 1 | None |
| BTSC | BTSC | f,\#bit4 | Bit Test f, Skip if Clear | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
|  | BTSC | Ws,\#bit4 | Bit Test Ws, Skip if Clear | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |

## PIC24FJ128GA310 FAMILY

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic | Assembly Syntax |  | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BTSS | BTSS | f, \#bit4 | Bit Test f, Skip if Set | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
|  | BTSS | Ws, \#bit4 | Bit Test Ws, Skip if Set | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \end{gathered}$ | None |
| BTST | BTST | f, \#bit4 | Bit Test f | 1 | 1 | Z |
|  | BTST.C | Ws, \#bit4 | Bit Test Ws to C | 1 | 1 | C |
|  | BTST. Z | Ws, \#bit4 | Bit Test Ws to Z | 1 | 1 | Z |
|  | BTST.C | Ws, Wb | Bit Test Ws<Wb> to C | 1 | 1 | C |
|  | BTST.Z | Ws, Wb | Bit Test Ws<Wb> to Z | 1 | 1 | Z |
| BTSTS | BTSTS | f, \#bit4 | Bit Test then Set f | 1 | 1 | Z |
|  | BTSTS.C | Ws, \#bit4 | Bit Test Ws to C, then Set | 1 | 1 | C |
|  | BTSTS. Z | Ws, \#bit4 | Bit Test Ws to Z, then Set | 1 | 1 | Z |
| CALL | CALL | lit23 | Call Subroutine | 2 | 2 | None |
|  | CALL | Wn | Call Indirect Subroutine | 1 | 2 | None |
| CLR | CLR | $f$ | $\mathrm{f}=0 \times 0000$ | 1 | 1 | None |
|  | CLR | WREG | WREG $=0 \times 0000$ | 1 | 1 | None |
|  | CLR | Ws | $\mathrm{Ws}=0 \times 0000$ | 1 | 1 | None |
| CLRWDT | CLRWDT |  | Clear Watchdog Timer | 1 | 1 | WDTO, Sleep |
| COM | COM | $f$ | $\mathrm{f}=\overline{\mathrm{f}}$ | 1 | 1 | N, Z |
|  | COM | f, WREG | WREG $=\overline{\mathrm{f}}$ | 1 | 1 | N, Z |
|  | COM | Ws, Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}$ | 1 | 1 | N, Z |
| CP | CP | $f$ | Compare f with WREG | 1 | 1 | C, DC, N, OV, Z |
|  | CP | Wb, \#lit5 | Compare Wb with lit5 | 1 | 1 | C, DC, N, OV, Z |
|  | CP | Wb, Ws | Compare Wb with Ws (Wb - Ws) | 1 | 1 | C, DC, N, OV, Z |
| CP0 | CP0 | $f$ | Compare f with 0x0000 | 1 | 1 | C, DC, N, OV, Z |
|  | CP0 | Ws | Compare Ws with 0x0000 | 1 | 1 | C, DC, N, OV, Z |
| CPB | CPB | f | Compare f with WREG, with Borrow | 1 | 1 | C, DC, N, OV, Z |
|  | CPB | Wb,\#lit5 | Compare Wb with lit5, with Borrow | 1 | 1 | C, DC, N, OV, Z |
|  | CPB | Wb, Ws | Compare Wb with Ws, with Borrow $(\mathrm{Wb}-\mathrm{Ws}-\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
| CPSEQ | CPSEQ | Wb, Wn | Compare Wb with Wn, Skip if = | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
| CPSGT | CPSGT | Wb, Wn | Compare Wb with Wn, Skip if > | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
| CPSLT | CPSLT | Wb, Wn | Compare Wb with Wn, Skip if < | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
| CPSNE | CPSNE | Wb, Wn | Compare Wb with Wn, Skip if $\neq$ | 1 | $\begin{gathered} 1 \\ (2 \text { or } 3) \\ \hline \end{gathered}$ | None |
| DAW | DAW.B | Wn | Wn = Decimal Adjust Wn | 1 | 1 | C |
| DEC | DEC | $f$ | $\mathrm{f}=\mathrm{f}-1$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC | f, WREG | WREG = f -1 | 1 | 1 | C, DC, N, OV, Z |
|  | DEC | Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}-1$ | 1 | 1 | C, DC, N, OV, Z |
| DEC2 | DEC2 | $f$ | $\mathrm{f}=\mathrm{f}-2$ | 1 | 1 | C, DC, N, OV, Z |
|  | DEC2 | f, WREG | WREG = f - 2 | 1 | 1 | C, DC, N, OV, Z |
|  | DEC2 | Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}-2$ | 1 | 1 | C, DC, N, OV, Z |
| DISI | DISI | \#lit14 | Disable Interrupts for k Instruction Cycles | 1 | 1 | None |
| DIV | DIV.SW | Wm, Wn | Signed 16/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.SD | Wm, Wn | Signed 32/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.UW | Wm, Wn | Unsigned 16/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
|  | DIV.UD | Wm, Wn | Unsigned 32/16-bit Integer Divide | 1 | 18 | N, Z, C, OV |
| EXCH | EXCH | Wns, Wnd | Swap Wns with Wnd | 1 | 1 | None |
| FF1L | FF1L | Ws, Wnd | Find First One from Left (MSb) Side | 1 | 1 | C |
| FF1R | FF1R | Ws, Wnd | Find First One from Right (LSb) Side | 1 | 1 | C |

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic | Assembly Syntax |  | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GOTO | GOTO | Expr | Go to Address | 2 | 2 | None |
|  | GOTO | Wn | Go to Indirect | 1 | 2 | None |
| INC | INC | $f$ | $\mathrm{f}=\mathrm{f}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC | f,WREG | WREG $=\mathrm{f}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC | Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}+1$ | 1 | 1 | C, DC, N, OV, Z |
| INC2 | INC2 | f | $\mathrm{f}=\mathrm{f}+2$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC2 | f,WREG | WREG $=\mathrm{f}+2$ | 1 | 1 | C, DC, N, OV, Z |
|  | INC2 | Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}+2$ | 1 | 1 | C, DC, N, OV, Z |
| IOR | IOR | $f$ | $\mathrm{f}=\mathrm{f}$. IOR. WREG | 1 | 1 | N, Z |
|  | IOR | f,WREG | WREG = f.IOR. WREG | 1 | 1 | N, Z |
|  | IOR | \#lit10, Wn | Wd = lit10 .IOR. Wd | 1 | 1 | N, Z |
|  | IOR | Wb, Ws, Wd | Wd = Wb .IOR. Ws | 1 | 1 | N, Z |
|  | IOR | Wb, \#lit5, Wd | Wd = Wb .IOR. lit5 | 1 | 1 | N, Z |
| LNK | LNK | \#lit14 | Link Frame Pointer | 1 | 1 | None |
| LSR | LSR | f | $\mathrm{f}=$ Logical Right Shift f | 1 | 1 | C, N, OV, Z |
|  | LSR | f,WREG | WREG = Logical Right Shift f | 1 | 1 | C, N, OV, Z |
|  | LSR | Ws, Wd | Wd = Logical Right Shift Ws | 1 | 1 | C, N, OV, Z |
|  | LSR | Wb, Wns, Wnd | Wnd = Logical Right Shift Wb by Wns | 1 | 1 | N, Z |
|  | LSR | Wb, \#lit5, Wnd | Whd = Logical Right Shift Wb by lit5 | 1 | 1 | N, Z |
| MOV | MOV | f, Wn | Move f to Wn | 1 | 1 | None |
|  | MOV | [Wns+Slit10],Wnd | Move [Wns+Slit10] to Wnd | 1 | 1 | None |
|  | MOV | f | Move f to f | 1 | 1 | N, Z |
|  | MOV | f, WREG | Move f to WREG | 1 | 1 | N, Z |
|  | MOV | \#lit16, Wn | Move 16-bit Literal to Wn | 1 | 1 | None |
|  | MOV.b | \#lit8,Wn | Move 8-bit Literal to Wn | 1 | 1 | None |
|  | MOV | Wn, f | Move Wn to f | 1 | 1 | None |
|  | MOV | Wns, [Wns+Slit10] | Move Wns to [Wns+Slit10] | 1 | 1 |  |
|  | MOV | Wso, Wdo | Move Ws to Wd | 1 | 1 | None |
|  | MOV | WREG, f | Move WREG to f | 1 | 1 | N, Z |
|  | MOV.D | Wns, Wd | Move Double from W(ns):W(ns+1) to Wd | 1 | 2 | None |
|  | MOV.D | Ws, Wnd | Move Double from Ws to W(nd+1):W(nd) | 1 | 2 | None |
| MUL | MUL.SS | Wb, Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Signed(Ws) | 1 | 1 | None |
|  | MUL.SU | Wb, Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Unsigned(Ws) | 1 | 1 | None |
|  | MUL.US | Wb, Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Signed(Ws) | 1 | 1 | None |
|  | MUL.UU | Wb, Ws, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Unsigned(Ws) | 1 | 1 | None |
|  | MUL.SU | Wb, \#lit5, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Signed(Wb) * Unsigned(lit5) | 1 | 1 | None |
|  | MUL.UU | Wb, \#lit5, Wnd | $\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=$ Unsigned(Wb) * Unsigned(lit5) | 1 | 1 | None |
|  | MUL | f | W3:W2 = f * WREG | 1 | 1 | None |
| NEG | NEG | $f$ | $\mathrm{f}=\overline{\mathrm{f}}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | NEG | f, WREG | WREG $=\overline{\mathrm{f}}+1$ | 1 | 1 | C, DC, N, OV, Z |
|  | NEG | Ws, Wd | $\mathrm{Wd}=\overline{\mathrm{Ws}}+1$ | 1 | 1 | C, DC, N, OV, Z |
| NOP | NOP |  | No Operation | 1 | 1 | None |
|  | NOPR |  | No Operation | 1 | 1 | None |
| POP | POP | f | Pop f from Top-of-Stack (TOS) | 1 | 1 | None |
|  | POP | Wdo | Pop from Top-of-Stack (TOS) to Wdo | 1 | 1 | None |
|  | POP.D | Wnd | Pop from Top-of-Stack (TOS) to W(nd):W(nd+1) | 1 | 2 | None |
|  | POP.S |  | Pop Shadow Registers | 1 | 1 | All |
| PUSH | PUSH | f | Push f to Top-of-Stack (TOS) | 1 | 1 | None |
|  | PUSH | Wso | Push Wso to Top-of-Stack (TOS) | 1 | 1 | None |
|  | PUSH.D | Wns | Push W(ns):W(ns+1) to Top-of-Stack (TOS) | 1 | 2 | None |
|  | PUSH.S |  | Push Shadow Registers | 1 | 1 | None |

## PIC24FJ128GA310 FAMILY

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic | Assembly Syntax |  | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWRSAV | PWRSAV | \#lit1 | Go into Sleep or Idle mode | 1 | 1 | WDTO, Sleep |
| RCALL | RCALL | Expr | Relative Call | 1 | 2 | None |
|  | RCALL | Wn | Computed Call | 1 | 2 | None |
| REPEAT | REPEAT | \#lit14 | Repeat Next Instruction lit14 + 1 times | 1 | 1 | None |
|  | REPEAT | Wn | Repeat Next Instruction (Wn) + 1 times | 1 | 1 | None |
| RESET | RESET |  | Software Device Reset | 1 | 1 | None |
| RETFIE | RETFIE |  | Return from Interrupt | 1 | 3 (2) | None |
| RETLW | RETLW | \#lit10,Wn | Return with Literal in Wn | 1 | 3 (2) | None |
| RETURN | RETURN |  | Return from Subroutine | 1 | 3 (2) | None |
| RLC | RLC | f | $\mathrm{f}=$ Rotate Left through Carry f | 1 | 1 | C, N, Z |
|  | RLC | f, WREG | WREG = Rotate Left through Carry f | 1 | 1 | C, N, Z |
|  | RLC | Ws, Wd | Wd = Rotate Left through Carry Ws | 1 | 1 | C, N, Z |
| RLNC | RLNC | $f$ | $\mathrm{f}=$ Rotate Left (No Carry) f | 1 | 1 | N, Z |
|  | RLNC | f, WREG | WREG = Rotate Left (No Carry) f | 1 | 1 | N, Z |
|  | RLNC | Ws, Wd | Wd = Rotate Left (No Carry) Ws | 1 | 1 | N, Z |
| RRC | RRC | $f$ | $\mathrm{f}=$ Rotate Right through Carry f | 1 | 1 | C, N, Z |
|  | RRC | f,WREG | WREG = Rotate Right through Carry f | 1 | 1 | C, N, Z |
|  | RRC | Ws, Wd | Wd = Rotate Right through Carry Ws | 1 | 1 | C, N, Z |
| RRNC | RRNC | $f$ | $\mathrm{f}=$ Rotate Right (No Carry) f | 1 | 1 | N, Z |
|  | RRNC | f, WREG | WREG = Rotate Right (No Carry) f | 1 | 1 | N, Z |
|  | RRNC | Ws, Wd | Wd = Rotate Right (No Carry) Ws | 1 | 1 | N, Z |
| SE | SE | Ws, Wnd | Wnd = Sign-Extended Ws | 1 | 1 | C, N, Z |
| SETM | SETM | $f$ | $\mathrm{f}=\mathrm{FFFFF}$ | 1 | 1 | None |
|  | SETM | WREG | WREG = FFFFh | 1 | 1 | None |
|  | SETM | Ws | Ws = FFFFh | 1 | 1 | None |
| SL | SL | $f$ | $\mathrm{f}=$ Left Shift f | 1 | 1 | C, N, OV, Z |
|  | SL | f,WREG | WREG = Left Shift f | 1 | 1 | C, N, OV, Z |
|  | SL | Ws, Wd | Wd = Left Shift Ws | 1 | 1 | C, N, OV, Z |
|  | SL | Wb, Wns, Wnd | Wnd = Left Shift Wb by Wns | 1 | 1 | N, Z |
|  | SL | Wb, \#lit5,Wnd | Wnd = Left Shift Wb by lit5 | 1 | 1 | N, Z |
| SUB | SUB | $f$ | $\mathrm{f}=\mathrm{f}-$ WREG | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | f,WREG | WREG = $\mathrm{f}-\mathrm{WREG}$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | \#lit10,Wn | $\mathrm{W}=\mathrm{W}$ n - lit10 | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUB | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}$ | 1 | 1 | C, DC, N, OV, Z |
| SUBB | SUBB | $f$ | $\mathrm{f}=\mathrm{f}-\mathrm{WREG}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | f, WREG | WREG = $\mathrm{f}-\mathrm{WREG}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | \#lit10,Wn | Wn $=\mathrm{W} \mathrm{n}-\mathrm{lit} 10-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBB | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
| SUBR | SUBR | $f$ | $\mathrm{f}=$ WREG - f | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | f, WREG | WREG = WREG - f | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBR | Wb, \#lit5, Wd | $\mathrm{Wd}=$ lit5 -Wb | 1 | 1 | C, DC, N, OV, Z |
| SUBBR | SUBBR | $f$ | $\mathrm{f}=$ WREG $-\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | f, WREG | WREG $=$ WREG $-\mathrm{f}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
|  | SUBBR | Wb,\#lit5,Wd | $\mathrm{Wd}=$ lit5 $-\mathrm{Wb}-(\overline{\mathrm{C}})$ | 1 | 1 | C, DC, N, OV, Z |
| SWAP | SWAP.b | Wn | Wn = Nibble Swap Wn | 1 | 1 | None |
|  | SWAP | Wn | Wn = Byte Swap Wn | 1 | 1 | None |
| TBLRDH | TBLRDH | Ws, Wd | Read Prog<23:16> to Wd<7:0> | 1 | 2 | None |

TABLE 31-2: INSTRUCTION SET OVERVIEW (CONTINUED)

| Assembly Mnemonic | Assembly Syntax |  | Description | \# of Words | \# of Cycles | Status Flags Affected |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBLRDL | TBLRDL | Ws, Wd | Read Prog<15:0> to Wd | 1 | 2 | None |
| TBLWTH | TBLWTH | Ws, Wd | Write Ws<7:0> to Prog<23:16> | 1 | 2 | None |
| TBLWTL | TBLWTL | Ws, Wd | Write Ws to Prog<15:0> | 1 | 2 | None |
| ULNK | ULNK |  | Unlink Frame Pointer | 1 | 1 | None |
| XOR | XOR | $f$ | $\mathrm{f}=\mathrm{f} . \mathrm{XOR}$. WREG | 1 | 1 | N, Z |
|  | XOR | f, WREG | WREG = f.XOR. WREG | 1 | 1 | N, Z |
|  | XOR | \#lit10,Wn | $\mathrm{Wd}=$ lit10. $\mathrm{XOR} . \mathrm{Wd}$ | 1 | 1 | N, Z |
|  | XOR | Wb, Ws, Wd | $\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{Ws}$ | 1 | 1 | N, Z |
|  | XOR | Wb, \#lit5, Wd | $\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{lit5}$ | 1 | 1 | N, Z |
| ZE | ZE | Ws, Wnd | Wnd = Zero-Extend Ws | 1 | 1 | C, Z, N |

NOTES:

### 32.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ128GA310 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ128GA310 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

## Absolute Maximum Ratings ${ }^{(\dagger)}$



Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 32-1).
$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## PIC24FJ128GA310 FAMILY

### 32.1 DC Characteristics

FIGURE 32-1:
PIC24FJ128GA310 FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)


Note: $\quad$ VcAP (nominal On-Chip Regulator output voltage) $=1.8 \mathrm{~V}$.

TABLE 32-1: THERMAL OPERATING CONDITIONS

| Rating | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PIC24FJ128GA310 family: <br> Operating Junction Temperature Range Operating Ambient Temperature Range | $\begin{aligned} & \mathrm{TJ} \\ & \mathrm{TA} \end{aligned}$ | -40 -40 | - | $\begin{gathered} +125 \\ +85 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| Power Dissipation: <br> Internal Chip Power Dissipation: PINT = VDD x (IdD $-\Sigma$ IOH) I/O Pin Power Dissipation: $\mathrm{PI} / \mathrm{O}=\Sigma(\{\mathrm{VDD}-\mathrm{VOH}\} \times \mathrm{IOH})+\Sigma(\mathrm{VOL} \times \mathrm{IOL})$ | Pd | Pint + Pl/o |  |  | W |
| Maximum Allowed Power Dissipation | PDMAX | (TJMAX - TA)/ $/$ JA |  |  | W |

TABLE 32-2: THERMAL PACKAGING CHARACTERISTICS

| Characteristic | Symbol | Typ | Max | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance, $14 \times 14 \times 1 \mathrm{~mm} 100$-pin TQFP | $\theta \mathrm{JA}$ | 43.0 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $12 \times 12 \times 1 \mathrm{~mm} 100$-pin TQFP | $\theta \mathrm{JA}$ | 45.0 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $12 \times 12 \times 1 \mathrm{~mm} 80$-pin TQFP | $\theta \mathrm{JA}$ | 48.0 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $10 \times 10 \times 1 \mathrm{~mm} 64$-pin TQFP | $\theta \mathrm{JA}$ | 48.3 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $9 \times 9 \times 0.9 \mathrm{~mm} 64-$ pin QFN | $\theta \mathrm{JA}$ | 28.0 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |
| Package Thermal Resistance, $10 \times 10 \times 1.1 \mathrm{~mm} 121$-pin BGA | $\theta \mathrm{JA}$ | 40.2 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | (Note 1) |

Note 1: Junction to ambient thermal resistance, Theta-JA ( $\theta \mathrm{JA}$ ) numbers are achieved by package simulations.

TABLE 32-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| Operating Voltage |  |  |  |  |  |  |  |
| DC10 | VDD | Supply Voltage | 2 | - | 3.6 | V | With BOR disabled |
| DC12 | VDR | RAM Data Retention Voltage ${ }^{(1)}$ | 1.9 | - | - | V |  |
| DC16 | VPOR | Vdd Start Voltage to Ensure Internal Power-on Reset Signal | Vss | - | - | V |  |
| DC17 | SVDD | Vdd Rise Rate to Ensure Internal Power-on Reset Signal | 0.05 | - | - | V/ms | $\begin{aligned} & 0-3.3 \mathrm{~V} \text { in } 66 \mathrm{~ms} \\ & 0-2.5 \mathrm{~V} \text { in } 50 \mathrm{~ms} \end{aligned}$ |
|  | VBor | Brown-out Reset Voltage on VDD Transition, High-to-Low | 2 | - | 2.2 | V |  |

Note 1: This is the limit to which the RAM data can be retained while the on-chip regulator output voltage starts following the VDD.

TABLE 32-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | VDD | Conditions |
| Operating Current (IDD) |  |  |  |  |  |  |
| DC19 | 0.15 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\begin{aligned} & 0.5 \mathrm{MIPS}, \\ & \text { Fosc }=1 \mathrm{MHz} \end{aligned}$ |
| DC20A | 0.15 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC20 | 0.31 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 1 MIPS, Fosc $=2 \mathrm{MHz}$ |
|  | 0.32 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC23 | 1.2 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 4 MIPS, Fosc $=8 \mathrm{MHz}$ |
|  | 1.25 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC24 | 4.8 | 6.8 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 16 MIPS, Fosc = 32 MHz |
|  | 4.9 | 6.9 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC31 | 26 | 78 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | LPRC (15.5 KIPS) FOSC $=31 \mathrm{kHz}$ |
|  | 26 | 80 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |

Note 1: Data in the "Typical" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Typical parameters are for design guidance only and are not tested.

## PIC24FJ128GA310 FAMILY

TABLE 32-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | Vdd | Conditions |
| IdIe Current (IIDLE) |  |  |  |  |  |  |
| DC40 | 81 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 1 MIPS, Fosc $=2 \mathrm{MHz}$ |
|  | 86 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC43 | 0.27 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 4 MIPS, Fosc $=8 \mathrm{MHz}$ |
|  | 0.28 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC47 | 1 | 1.35 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 16 MIPS,$\text { Fosc }=32 \mathrm{MHz}$ |
|  | 1.07 | 1.4 | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC50 | 0.47 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | 4 MIPS (FRC), Fosc $=8 \mathrm{MHz}$ |
|  | 0.48 | - | mA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| DC51 | 21 | 76 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | LPRC (15.5 KIPS), Fosc $=31 \mathrm{kHz}$ |
|  | 21 | 78 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |

Note 1: Data in the "Typical" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | VDD | Conditions |
| Power-Down Current (IPD) |  |  |  |  |  |  |
| DC60 | - | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ | 2.0 V |  |
|  | 3.7 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 6.2 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 13.6 | 27.5 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | - | $\mu \mathrm{A}$ | -40 ${ }^{\circ}$ | 3.3 V | Sleep ${ }^{(2)}$ |
|  | 3.8 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 6.3 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 13.7 | 28 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
| DC61 | - | - | $\mu \mathrm{A}$ | -40 ${ }^{\circ}$ | 2.0 V | Low-Voltage Sleep ${ }^{(3)}$ |
|  | 0.33 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 2 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 7.7 | 14.5 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | - | $\mu \mathrm{A}$ | -40 ${ }^{\circ}$ | 3.3 V |  |
|  | 0.34 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | 2 | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | 7.9 | 15 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
| DC70 | - | - | $\mu \mathrm{A}$ | -40 ${ }^{\circ}$ | 2.0 V | Deep Sleep |
|  | 0.01 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | - | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | - | 1.1 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | - | - | $\mu \mathrm{A}$ | -40 | 3.3 V |  |
|  | 0.04 | - | $\mu \mathrm{A}$ | $+25^{\circ} \mathrm{C}$ |  |  |
|  | - | - | $\mu \mathrm{A}$ | $+60^{\circ} \mathrm{C}$ |  |  |
|  | - | 1.4 | $\mu \mathrm{A}$ | $+85^{\circ} \mathrm{C}$ |  |  |
|  | 0.4 | 2.0 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | OV | RTCC with Vbat mode (LPRC/SOSC) ${ }^{(4)}$ |

Note 1: Data in the Typical column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: The retention low-voltage regulator is disabled; RETEN $($ RCON $<12>)=0, \overline{\text { LPCFG }}($ CW $1<10>)=1$.
3: The retention low-voltage regulator is enabled; RETEN $($ RCON $<12>)=1, \overline{\text { LPCFG }}($ CW1 $<10>)=0$.
4: The VBAT pin is connected to the battery and RTCC is running with VDD $=0$.

## PIC24FJ128GA310 FAMILY

TABLE 32-7: DC CHARACTERISTICS: $\triangle$ CURRENT (BOR, WDT, DSBOR, DSWDT, LCD)

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter No. | Typical ${ }^{(1)}$ | Max | Units | Operating Temperature | VDD | Conditions |
| Incremental Current Brown-out Reset ( $\triangle \mathrm{BOR})^{(2)}$ |  |  |  |  |  |  |
| DC20 | 3.1 | 5 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\triangle \mathrm{BOR}^{(2)}$ |
|  | 4.3 | 6 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Brown-out Reset ( $\triangle$ WDT) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC71 | 0.8 | 1.5 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta \mathrm{WDT}{ }^{(2)}$ |
|  | 0.8 | 1.5 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current HLVD ( $\triangle$ HLVD) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC75 | 5.7 | 15 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta H L V D^{(2)}$ |
|  | 5.7 | 15 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Real-Time Clock and Calendar (RTCC) ${ }^{(\mathbf{2 )}}$ |  |  |  |  |  |  |
| DC77 | 0.4 | 1 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ RTCC $^{(2)}$ <br> RTCC with SOSC |
|  | 0.4 | 1 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Real-Time Clock and Calendar (RTCC) ${ }^{(\mathbf{2 )}}$ |  |  |  |  |  |  |
| DC77a | 0.4 | 1 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\triangle$ RTCC $^{(2)}$ <br> RTCC with LPRC |
|  | 0.4 | 1 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Deep Sleep BOR ( $\triangle$ DSBOR) ${ }^{(2)}$ |  |  |  |  |  |  |
| DC81 | 0.07 | 0.3 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ Deep Sleep BOR ${ }^{(2)}$ |
|  | 0.07 | 0.3 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current Deep Sleep Watchdog Timer Reset ( $\triangle$ DSWDT) ${ }^{(\mathbf{2 )}}$ |  |  |  |  |  |  |
| DC80 | 0.27 | 0.4 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ Deep Sleep WDT ${ }^{(2)}$ |
|  | 0.27 | 0.4 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Incremental Current LCD ( $\triangle$ LCD) ${ }^{(2)}$ |  |  |  |  |  |  |
|  | 0.8 | 3 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V | $\Delta$ LCD External/Internal ${ }^{(2,3)}$ 1/8 MUX 1/3 Bias |
| DC90 | 20 | 30 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 2.0 V | $\Delta$ LCD Charge Pump ${ }^{(2,4)}$ 1/8 MUX 1/3 Bias |
|  | 24 | 40 | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V |  |
| Vbat AID Monitor ${ }^{(5)}$ |  |  |  |  |  |  |
| DC91 | 1.5 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V | VBAT $=2 \mathrm{~V}$ |
|  | 4 | - | $\mu \mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 3.3 V | VBAT $=3.3 \mathrm{~V}$ |

Note 1: Data in the Typical column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Incremental current while the module is enabled and running.
3: LCD is enabled and running; no glass is connected; the resistor ladder current is not included.
4: LCD is enabled and running; no glass is connected.
5: The A/D channel is connected to the VBAT pin internally, this is the current during A/D VBAT operation.

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2 V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| DI10 <br> DI11 <br> DI15 <br> DI16 <br> DI17 <br> DI18 <br> DI19 | VIL | Input Low Voltage ${ }^{(3)}$ <br> I/O Pins with ST Buffer <br> I/O Pins with TTL Buffer <br> MCLR <br> OSCI (XT mode) <br> OSCI (HS mode) <br> I/O Pins with $I^{2} C^{\text {TM }}$ Buffer <br> I/O Pins with SMBus Buffer | Vss <br> Vss <br> Vss <br> Vss <br> Vss <br> Vss <br> Vss | - - - - - - | $\begin{gathered} 0.2 \mathrm{VDD} \\ 0.15 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.2 \mathrm{VDD} \\ 0.3 \mathrm{VDD} \\ 0.8 \end{gathered}$ | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \\ & V \\ & V \end{aligned}$ | SMBus enabled |
|  | VIH | Input High Voltage ${ }^{(3)}$ |  |  |  |  |  |
| DI20 |  | I/O Pins with ST Buffer: with Analog Functions, Digital Only | $\begin{aligned} & \text { 0.8 VDD } \\ & \text { 0.8 VDD } \end{aligned}$ | - | $\begin{gathered} \text { Vdd } \\ 5.5 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| DI21 |  | I/O Pins with TTL Buffer: with Analog Functions, Digital Only | $\begin{aligned} & 0.25 \mathrm{VDD}+0.8 \\ & 0.25 \mathrm{VDD}+0.8 \end{aligned}$ | - | VDD <br> 5.5 | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| DI25 |  | $\overline{\text { MCLR }}$ | 0.8 VDD | - | VDD | V |  |
| DI26 |  | OSCI (XT mode) | 0.7 VDD | - | VDD | V |  |
| DI27 |  | OSCI (HS mode) | 0.7 VDD | - | VDD | V |  |
| DI28 |  | I/O Pins with $I^{2} C^{\text {TM }}$ Buffer: with Analog Functions, Digital Only | 0.7 VDD 0.7 VDD | - | VDD $5.5$ | $\begin{aligned} & V \\ & V \end{aligned}$ |  |
| DI29 |  | I/O Pins with SMBus Buffer: with Analog Functions, Digital Only | $\begin{aligned} & 2.1 \\ & 2.1 \end{aligned}$ |  | VDD <br> 5.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $2.5 \mathrm{~V} \leq \mathrm{VPIN} \leq \mathrm{VDD}$ |
| DI30 | ICNPU | CNxx Pull-up Current | 150 | 250 | 550 | $\mu \mathrm{A}$ | VDD $=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{VSS}$ |
| DI30A | ICNPD | CNxx Pull-down Current | 150 | 250 | 550 | $\mu \mathrm{A}$ | $\mathrm{V} D \mathrm{LD}=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{V} D \mathrm{D}$ |
| DI50 | IIL | Input Leakage Current ${ }^{(2)}$ I/O Ports | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VSS $\leq$ VPIN $\leq$ VDD, pin at high-impedance |
|  |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VSS $\leq$ VPIN $\leq 5.5$, pin at high-impedance |
| DI51 |  | Analog Input Pins | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Vss $\leq$ VPIN $\leq$ VDD, pin at high-impedance |
| DI55 |  | $\overline{\mathrm{MCLR}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VSS $\leq$ VPIN $\leq$ VDD |
| DI56 |  | OSCI/CLKI | - | - | $\pm 1$ | $\mu \mathrm{A}$ | VsS $\leq$ VPIN $\leq$ VDD, EC, XT and HS modes |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Negative current is defined as current sourced by the pin.
3: Refer to Table 1-4 for I/O pins buffer types.

## PIC24FJ128GA310 FAMILY

TABLE 32-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2 V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| DO10 | VOL | Output Low Voltage I/O Ports OSCO/CLKO | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 0.4 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} \mathrm{IOL} & =6.6 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ \mathrm{IOL} & =5.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ \mathrm{IOL} & =6.6 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ \mathrm{IOL} & =5.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \end{aligned}$ |
| DO20 | VOH | Output High Voltage I/O Ports OSCO/CLKO | $\begin{gathered} 3.0 \\ 2.4 \\ 1.65 \\ 1.4 \\ 2.4 \\ 1.4 \end{gathered}$ | - - - - - | - - - - - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-1.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ & \mathrm{IOH}=-3.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \\ & \mathrm{IOH}=-6.0 \mathrm{~mA}, \mathrm{VDD}=3.6 \mathrm{~V} \\ & \mathrm{IOH}=-1.0 \mathrm{~mA}, \mathrm{VDD}=2 \mathrm{~V} \end{aligned}$ |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-10: DC CHARACTERISTICS: PROGRAM MEMORY

| DC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
|  |  | Program Flash Memory |  |  |  |  |  |
| D130 | Ep | Cell Endurance | 10000 | - | - | E/W | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| D131 | VPR | VDD for Read | Vmin | - | 3.6 | V | VMIN $=$ Minimum operating voltage |
| D132B |  | VDD for Self-Timed Write | Vmin | - | 3.6 | V | VMIN $=$ Minimum operating voltage |
| D133A | Tiw | Self-Timed Word Write Cycle Time | - | 20 | - | $\mu \mathrm{s}$ |  |
|  |  | Self-Timed Row Write Cycle Time | - | 1.5 | - | ms |  |
| D133B | Tie | Self-Timed Page Erase Time | 20 | - | 40 | ms |  |
| D134 | Tretd | Characteristic Retention | 20 | - | - | Year | If no other specifications are violated |
| D135 | IDDP | Supply Current during Programming | - | 16 | - | mA |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.

TABLE 32-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

| Operating Conditions: $-40^{\circ} \mathrm{C}<\mathrm{TA}<+85^{\circ} \mathrm{C}$ (unless otherwise stated) |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Param <br> No. | Symbol | Characteristics | Min | Typ | Max | Units | Comments |
|  | VRGOUT | Regulator Output Voltage | - | 1.8 | - | V |  |
|  | VBG | Internal Band Gap Reference | 1.14 | 1.2 | 1.26 | V |  |
|  | CEFC | External Filter Capacitor Value | 4.7 | 10 | - | $\mu \mathrm{F}$ | Series resistance < 3 Ohm <br> recommended; < 5 Ohm <br> required. |
|  | TVREG |  |  |  |  |  |  |
|  | TBG | Band Gap Reference Start-up <br> Time | - | 1 | - | ms |  |
|  | VLVR | Low-Voltage Regulator Output <br> Voltage | - | 1.2 | - | V | RETEN =1, $\overline{\mathrm{LPCCFG}}=0$ |

table 32-12: Vbat OPERATING VOLTAGE SPECIFICATIONS

| Param No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VBT | Operating Voltage | 1.8 | - | 3.6 | V | Battery connected to the Vbat pin |
|  | VBTADC | Vbat A/D Monitoring Voltage Specification ${ }^{(1)}$ | 1.6 | - | 3.6 | V | A/D monitoring the VBAT pin using the internal $A / D$ channel |

Note 1: Measuring the $A / D$ value, using the $A / D$, is represented by the equation:
Measured Voltage $=(($ VBat $/ 2) /$ VDD $) * 1024)$ for 10-bit A/D and
Measured Voltage $=((V B A T / 2) V D D) * 4096)$ for 12-bit A/D.
TABLE 32-13: CTMU CURRENT SOURCE SPECIFICATIONS

| DC CHARACTERISTICS |  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) <br> Operating temperature$-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note 1: Nominal value at center point of current trim range (CTMUICON<7:2> = 000000).
2: Do not use this current range with temperature sensing diode.

## PIC24FJ128GA310 FAMILY

TABLE 32-14: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS
Operating Conditions: $-40^{\circ} \mathrm{C}<\mathrm{TA}<+85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Param <br> No. | Symbol | Characteristic |  | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC18 | VHLVD | HLVD Voltage on VDD Transition | HLVDL<3:0> = 0100 ${ }^{(1)}$ | 3.45 | - | 3.75 | V |  |
|  |  |  | HLVDL<3:0> $=0101$ | 3.30 | - | 3.6 | V |  |
|  |  |  | HLVDL<3:0> $=0110$ | 3.00 | - | 3.3 | V |  |
|  |  |  | HLVDL<3:0> = 0111 | 2.80 | - | 3.1 | V |  |
|  |  |  | HLVDL<3:0> $=1000$ | 2.70 | - | 2.95 | V |  |
|  |  |  | HLVDL<3:0> = 1001 | 2.50 | - | 2.75 | V |  |
|  |  |  | HLVDL<3:0> = 1010 | 2.40 | - | 2.60 | V |  |
|  |  |  | HLVDL<3:0> $=1011$ | 2.30 | - | 2.5 | V |  |
|  |  |  | HLVDL<3:0> = 1100 | 2.20 | - | 2.4 | V |  |
|  |  |  | HLVDL<3:0> = 1101 | 2.10 | - | 2.3 | V |  |
|  |  |  | HLVDL<3:0> $=1110$ | 2.00 | - | 2.2 | V |  |

Note 1: Trip points for values of HLVD<3:0>, from ' 0000 ' to ' 0011 ', are not implemented.

TABLE 32-15: COMPARATOR DC SPECIFICATIONS
Operating Conditions: $2.0 \mathrm{~V}<\mathrm{VDD}<3.6 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{TA}^{2}++85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Param <br> No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| D300 | VIOFF | Input Offset Voltage* | - | 20 | 40 | mV |  |
| D301 | VICM | Input Common-Mode Voltage* | 0 | - | VDD | V |  |
| D302 | CMRR | Common-Mode Rejection <br> Ratio* $^{*}$ | 55 | - | - | dB |  |

* Parameters are characterized but not tested.

TABLE 32-16: COMPARATOR VOLTAGE REFERENCE DC SPECIFICATIONS
Operating Conditions: $2.0 \mathrm{~V}<\mathrm{VDD}<3.6 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{TA}<+85^{\circ} \mathrm{C}$ (unless otherwise stated)

| Param <br> No. | Symbol | Characteristic | Min | Typ | Max | Units | Comments |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| VRD310 | CVRES | Resolution | VDD/24 | - | VDD/32 | LSb |  |
| VRD311 | CVRAA | Absolute Accuracy | - | - | AVDD -1.5 | LSb |  |
| VRD312 | CVRUR | Unit Resistor Value (R) | - | $2 K$ | - | $\Omega$ |  |

### 32.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ128GA310 family AC characteristics and timing parameters.
TABLE 32-17: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

| AC CHARACTERISTICS | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) <br> Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial <br> Operating voltage VDD range as described in Section 32.1 "DC Characteristics". |
| :---: | :---: |

FIGURE 32-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS


TABLE 32-18: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DO50 | Cosco | OSCO/CLKO Pin | - | - | 15 | pF | In XT and HS modes when external clock is used to drive OSCI |
| DO56 | Cıo | All I/O Pins and OSCO | - | - | 50 | pF | EC mode |
| DO58 | Св | SCLx, SDAx | - | - | 400 | pF | In $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ mode |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

## PIC24FJ128GA310 FAMILY

FIGURE 32-3:
EXTERNAL CLOCK TIMING


TABLE 32-19: EXTERNAL CLOCK TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param <br> No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| OS10 | Fosc | External CLKI Frequency (External clocks allowed only in EC mode) | $\begin{gathered} \hline \hline \mathrm{DC} \\ 4 \end{gathered}$ | - | $\begin{gathered} \hline 32 \\ 8 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | EC ECPLL |
|  |  | Oscillator Frequency | $\begin{gathered} 3.5 \\ 4 \\ 10 \\ 10 \\ 31 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} 10 \\ 8 \\ 32 \\ 8 \\ 33 \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> kHz | XT <br> XTPLL <br> HS <br> HSPLL <br> SOSC |
| OS20 | Tosc | Tosc $=1 / \mathrm{Fosc}$ | - | - | - | - | See Parameter OS10 for Fosc value |
| OS25 | TCY | Instruction Cycle Time ${ }^{(2)}$ | 62.5 | - | DC | ns |  |
| OS30 | TosL, TosH | External Clock in (OSCI) High or Low Time | $0.45 \times$ Tosc | - | - | ns | EC |
| OS31 | TosR, TosF | External Clock in (OSCI) Rise or Fall Time | - | - | 20 | ns | EC |
| OS40 | TckR | CLKO Rise Time ${ }^{(3)}$ | - | 6 | 10 | ns |  |
| OS41 | TckF | CLKO Fall Time ${ }^{(3)}$ | - | 6 | 10 | ns |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.
2: Instruction cycle period (TcY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

TABLE 32-20: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.2V TO 3.6V)

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic ${ }^{(1)}$ | Min | Typ ${ }^{(2)}$ | Max | Units | Conditions |
| OS50 | FPLLI | PLL Input Frequency Range ${ }^{(2)}$ | 4 | - | 8 | MHz | ECPLL mode |
|  |  |  | 4 | - | 8 | MHz | HSPLL mode |
|  |  |  | 4 | - | 8 | MHz | XTPLL mode |
| OS52 | Tlock | PLL Start-up Time (Lock Time) | - | - | 128 | $\mu \mathrm{S}$ |  |
| OS53 | DCLK | CLKO Stability (Jitter) | -0.25 | - | 0.25 | \% |  |

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 32-21: INTERNAL RC ACCURACY

| AC CHARACTERISTICS |  | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Characteristic | Min | Typ | Max | Units | Conditions |  |
| F20 | FRC Accuracy @ $8 \mathrm{MHz}^{(1,2)}$ | -1 | - | 1 | \% | $-10^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ | $2 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}$ |
|  |  | -1.5 | - | 1.5 | \% | $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq-10^{\circ} \mathrm{C}$ | $2 \mathrm{~V} \leq \mathrm{VDD} \leq 3.6 \mathrm{~V}$ |
| F21 | LPRC @ 31 kHz | -20 | - | 20 | \% | $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ | VCAP (on-chip regulator output voltage) $=1.8 \mathrm{~V}$ |

Note 1: Frequency is calibrated at $25^{\circ} \mathrm{C}$ and 3.3 V . OSCTUN bits can be used to compensate for temperature drift.
2: To achieve this accuracy, physical stress applied to the microcontroller package (ex., by flexing the PCB) must be kept to a minimum.

TABLE 32-22: RC OSCILLATOR START-UP TIME

| AC CHARACTERISTICS | Standard Operating Conditions: 2V to 3.6V (unless otherwise stated) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |  |
| Param <br> No. | Characteristic | Min | Typ | Max | Units | Conditions |
|  | TFRC | - | 15 | - | $\mu \mathrm{s}$ |  |
|  | TLPRC | - | 50 | - | $\mu \mathrm{s}$ |  |

## PIC24FJ128GA310 FAMILY

FIGURE 32-4: CLKO AND I/O TIMING CHARACTERISTICS


TABLE 32-23: CLKO AND I/O TIMING REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2 V to $\mathbf{3 . 6 \mathrm { V }}$ (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min | Typ ${ }^{(1)}$ | Max | Units | Conditions |
| DO31 | TIOR | Port Output Rise Time | - | 10 | 25 | ns |  |
| DO32 | TIOF | Port Output Fall Time | - | 10 | 25 | ns |  |
| DI35 | TINP | INTx Pin High or Low Time (input) | 20 | - | - | ns |  |
| DI40 | TRBP | CNx High or Low Time (input) | 2 | - | - | TCY |  |

Note 1: Data in the "Typ" column is at $3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.

TABLE 32-24: RESET AND BROWN-OUT RESET REQUIREMENTS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ for Industrial |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param <br> No. | Symbol | Characteristic | Min | Typ | Max | Units | Conditions |
| SY10 | TMCL | $\overline{\mathrm{MCLR}}$ Pulse width (Low) | 2 | - | - | $\mu \mathrm{S}$ |  |
| SY12 | TPOR | Power-on Reset Delay | - | 2 | - | $\mu \mathrm{S}$ |  |
| SY13 | TIoz | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | - | - | 100 | ns |  |
| SY25 | TBOR | Brown-out Reset Pulse Width | 1 | - | - | $\mu \mathrm{s}$ | $\mathrm{VDD} \leq$ VBOR |
|  | TRST | Internal State Reset Time | - | 50 | - | $\mu \mathrm{S}$ |  |
| SY71 | TPM | Program Memory Wake-up Time | - | 20 | - | $\mu \mathrm{s}$ | Sleep wake-up with VREGS = 0 |
|  |  |  | - | 1 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 1 |
| SY72 | TLVR | Low-Voltage Regulator Wake-up Time | - | 90 | - | $\mu \mathrm{S}$ | Sleep wake-up with VREGS = 0 |
|  |  |  | - | 70 | - | $\mu \mathrm{s}$ | Sleep wake-up with VREGS = 1 |
|  | Tdswu | Deep Sleep Wake-up Time | - | 200 | - | $\mu \mathrm{s}$ | VCAP fully discharged before wake-up |

## PIC24FJ128GA310 FAMILY

TABLE 32-25: A/D MODULE SPECIFICATIONS

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2V to 3.6 V (unless otherwise stated) <br> Operating temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Device Supply |  |  |  |  |  |  |  |
| AD01 | AVDD | Module VDD Supply | Greater of $\text { VDD }-0.3$ $\text { or } 2.2$ | - | Lesser of VDD +0.3 or 3.6 | V |  |
| AD02 | AVss | Module Vss Supply | Vss-0.3 | - | Vss + 0.3 | V |  |
| Reference Inputs |  |  |  |  |  |  |  |
| AD05 | VREFH | Reference Voltage High | AVss + 1.7 | - | AVDD | V |  |
| AD06 | VREFL | Reference Voltage Low | AVss | - | AVDD - 1.7 | V |  |
| AD07 | VREF | Absolute Reference Voltage | AVss - 0.3 | - | AVDD + 0.3 | V |  |
| Analog Input |  |  |  |  |  |  |  |
| AD10 | VINH-VINL | Full-Scale Input Span | VREFL | - | VREFH | V | (Note 2) |
| AD11 | VIN | Absolute Input Voltage | AVss - 0.3 | - | AVDD + 0.3 | V |  |
| AD12 | VINL | Absolute VINL Input Voltage | AVss - 0.3 | - | AVDD/3 | V |  |
| AD13 |  | Leakage Current | - | $\pm 1.0$ | $\pm 610$ | nA | $\begin{aligned} & \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{V} \text { REFH }=3 \mathrm{~V}, \\ & \text { Source Impedance }=2.5 \mathrm{k} \Omega \end{aligned}$ |
| AD17 | RIN | Recommended Impedance of Analog Voltage Source | - | - | 2.5 K | $\Omega$ | 10-bit |
| AID Accuracy |  |  |  |  |  |  |  |
| AD20B | Nr | Resolution | - | 12 | - | bits |  |
| AD21B | INL | Integral Nonlinearity | - | $\pm 1$ | $< \pm 2$ | LSb | $\begin{aligned} & \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD22B | DNL | Differential Nonlinearity | - | - | < $\pm 1$ | LSb | $\begin{aligned} & \text { VINL }=A V S S=\text { VREFL }=0 \mathrm{~V}, \\ & \text { AVDD }=\text { VREFH }=3 \mathrm{~V} \end{aligned}$ |
| AD23B | GeRR | Gain Error | - | $\pm 1$ | $\pm 3$ | LSb | $\begin{aligned} & \text { VINL }=A V S S=\text { VREFL }=0 \mathrm{~V}, \\ & \text { AVDD }=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD24B | EofF | Offset Error | - | $\pm 1$ | $\pm 2$ | LSb | $\begin{aligned} & \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\ & \mathrm{AVDD}=\mathrm{VREFH}=3 \mathrm{~V} \end{aligned}$ |
| AD25B |  | Monotonicity ${ }^{(1)}$ | - | - | - | - | Guaranteed |

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
2: Measurements are taken with the external VREF+ and Vref- used as the A/D voltage reference.

TABLE 32-26: AID CONVERSION TIMING REQUIREMENTS ${ }^{(1)}$

| AC CHARACTERISTICS |  |  | Standard Operating Conditions: 2 V to 3.6 V (unless otherwise stated) Operating temperature $-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param No. | Symbol | Characteristic | Min. | Typ | Max. | Units | Conditions |
| Clock Parameters |  |  |  |  |  |  |  |
| AD50 | TAd | A/D Clock Period | 75 | - | - | ns | Tcy = 75 ns, AD1CON3 in default state |
| AD51 | tRC | A/D Internal RC Oscillator Period | - | 250 | - | ns |  |
| Conversion Rate |  |  |  |  |  |  |  |
| AD55 | tconv | Conversion Time | - | 14 | - | TAD |  |
| AD56 | FCNV | Throughput Rate | - | - | 200 | ksps | AVDD > 2.7V |
| AD57 | tSAMP | Sample Time | - | 1 | - | TAD |  |
| Clock Parameters |  |  |  |  |  |  |  |
| AD61 | tPSS | Sample Start Delay from Setting Sample bit (SAMP) | 2 | - | 3 | TAD |  |

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

NOTES:

### 33.0 PACKAGING INFORMATION

### 33.1 Package Marking Information

64-Lead QFN (9x9x0.9 mm)


Example


64-Lead TQFP ( $10 \times 10 \times 1 \mathrm{~mm}$ )


Example


80 -Lead TQFP ( $12 \times 12 \times 1 \mathrm{~mm}$ )


## Example



| Legend: | XX...X | Customer-specific information |
| :--- | :--- | :--- |
|  | Y | Year code (last digit of calendar year) |
|  | YY | Year code (last 2 digits of calendar year) |
|  | WW | Week code (week of January 1 is week '01') |
|  | NNN | Alphanumeric traceability code |

## PIC24FJ128GA310 FAMILY

### 33.2 Package Marking Information

100-Lead TQFP ( $12 \times 12 \times 1 \mathrm{~mm}$ )


100-Lead TQFP ( $14 \times 14 \times 1 \mathrm{~mm}$ )


Example


Example


Example


### 33.3 Package Details

The following sections give the technical details of the packages.

## 64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-149B Sheet 1 of 2

## PIC24FJ128GA310 FAMILY

## 64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MIN |  | NOM | MAX |
|  | N | 64 |  |  |  |  |  |  |  |
| Number of Pins | e | 0.50 BSC |  |  |  |  |  |  |  |
| Pitch | A | 0.80 | 0.90 | 1.00 |  |  |  |  |  |
| Overall Height | A1 | 0.00 | 0.02 | 0.05 |  |  |  |  |  |
| Standoff | A3 | 0.20 REF |  |  |  |  |  |  |  |
| Contact Thickness | E | 9.00 BSC |  |  |  |  |  |  |  |
| Overall Width | E2 | 7.05 | 7.15 | 7.50 |  |  |  |  |  |
| Exposed Pad Width | D | 9.00 BSC |  |  |  |  |  |  |  |
| Overall Length | D2 | 7.05 | 7.15 | 7.50 |  |  |  |  |  |
| Exposed Pad Length | b | 0.18 | 0.25 | 0.30 |  |  |  |  |  |
| Contact Width | L | 0.30 | 0.40 | 0.50 |  |  |  |  |  |
| Contact Length | K | 0.20 | - | - |  |  |  |  |  |
| Contact-to-Exposed Pad |  |  |  |  |  |  |  |  |  |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only

## 64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN]

## With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | E | 0.50 BSC |  |  |
| Contact Pitch | W2 |  |  | 7.35 |
| Optional Center Pad Width | T2 |  |  | 7.35 |
| Optional Center Pad Length | C1 |  | 8.90 |  |
| Contact Pad Spacing | X1 |  | 8.90 |  |
| Contact Pad Spacing |  |  |  | 0.30 |
| Contact Pad Width (X64) | Y1 |  |  | 0.85 |
| Contact Pad Length (X64) | Y1 |  |  |  |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2149A

## PIC24FJ128GA310 FAMILY

## 64-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Leads | N | 64 |  |  |
| Lead Pitch | e | 0.50 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF |  |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| Overall Width | E | 12.00 BSC |  |  |
| Overall Length | D | 12.00 BSC |  |  |
| Molded Package Width | E1 | 10.00 BSC |  |  |
| Molded Package Length | D1 | 10.00 BSC |  |  |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.17 | 0.22 | 0.27 |
| Mold Draft Angle Top | $\alpha$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |

## Notes

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only
Microchip Technology Drawing C04-085B

## 64-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MIN | NOM | MAX |
| 0.50 BSC |  |  |  |  |  |  |  |  |
| Contact Pitch | E |  |  |  |  |  |  |  |
| Contact Pad Spacing | C1 |  | 11.40 |  |  |  |  |  |
| Contact Pad Spacing | C2 |  | 11.40 |  |  |  |  |  |
| Contact Pad Width (X64) | X1 |  |  | 0.30 |  |  |  |  |
| Contact Pad Length (X64) | Y1 |  |  | 1.50 |  |  |  |  |
| Distance Between Pads | G | 0.20 |  |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2085A

## PIC24FJ128GA310 FAMILY

## 80-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-092B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC |  |  |
| Contact Pad Spacing | C1 |  | 13.40 |  |
| Contact Pad Spacing | C2 |  | 13.40 |  |
| Contact Pad Width (X80) | X1 |  |  | 0.30 |
| Contact Pad Length (X80) | Y1 |  |  | 1.50 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2092B

## PIC24FJ128GA310 FAMILY

## 100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-100B

## 100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Notes:

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.40 BSC |  |  |
| Contact Pad Spacing | C1 |  | 13.40 |  |
| Contact Pad Spacing | C2 |  | 13.40 |  |
| Contact Pad Width (X100) | X1 |  |  | 0.20 |
| Contact Pad Length (X100) | Y1 |  |  | 1.50 |
| Distance Between Pads | G | 0.20 |  |  |

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2100A

## PIC24FJ128GA310 FAMILY

## 100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Leads | N | 100 |  |  |
| Lead Pitch | e | 0.50 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L1 | 1.00 REF |  |  |
| Foot Angle | ¢ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| Overall Width | E | 16.00 BSC |  |  |
| Overall Length | D | 16.00 BSC |  |  |
| Molded Package Width | E1 | 14.00 BSC |  |  |
| Molded Package Length | D1 | 14.00 BSC |  |  |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.17 | 0.22 | 0.27 |
| Mold Draft Angle Top | $\alpha$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-110B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC |  |  |
| Contact Pad Spacing | C1 |  | 15.40 |  |
| Contact Pad Spacing | C2 |  | 15.40 |  |
| Contact Pad Width (X100) | X1 |  |  | 0.30 |
| Contact Pad Length (X100) | Y1 |  |  | 1.50 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2110B

## PIC24FJ128GA310 FAMILY

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-148A Sheet 1 of 2

## 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


DETAIL B

|  | Units | MILLIMETERS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | ---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MIN | NOM | MAX |
| Number of Contacts | N | 121 |  |  |  |  |  |  |
| Contact Pitch | e | 0.80 BSC |  |  |  |  |  |  |
| Overall Height | A | 1.00 | 1.10 | 1.20 |  |  |  |  |
| Standoff | A1 | 0.25 | 0.30 | 0.35 |  |  |  |  |
| Molded Package Thickness | A2 | 0.55 | 0.60 |  |  | 0.65 |  |  |
| Overall Width | E | 8.00 BSC |  |  |  |  |  |  |
| Array Width | E1 | 800 BSC |  |  |  |  |  |  |
| Overall Length | D | 10.00 BSC |  |  |  |  |  |  |
| Array Length | D1 | 8.00 BSC |  |  |  |  |  |  |
| Contact Diameter | b | 0.40 TYP |  |  |  |  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
3. The outer rows and colums of balls are located with respect to datums $A$ and $B$.

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision A (March 2010)

Original data sheet for the PIC24FJ128GA310 family of devices.

## Revision B (May 2011)

Changes in Reset values for TRISA in Table 4-12. Edits to the "Special Microcontroller Features:"

## Revision C (July 2011)

Updated the values in Section 32.0 "Electrical Characteristics". Special Function Register addresses have been changed. The OCTRIG1 and OCTRIG2 pins have been removed. Minor text edits throughout the document.

## Revision D (August 2011)

Updated VBAT specification; updated maximum values for Section 32.0 "Electrical Characteristics".

## Revision E (October 2011)

- Removed the RTCBAT bit from the CW4<9> register.
- Added the IDD/IPD numbers in the Section 32.0 "Electrical Characteristics".
- Added details on the Vbat pin capacitor.
- Added Section 24.3 "A/D Operation with Vbat".


## Revision F (November 2011)

Updated the values in Section 32.0 "Electrical Characteristics". Minor text edits throughout the document.

NOTES:

## INDEX

## A

## A/D

Extended DMA Operations ...................................... 297
Operation ............................................................... 295
Registers................................................................. 298
AC Characteristics
A/D Conversion Timing ............................................ 375
Internal RC Accuracy .............................................. 371
Load Conditions and Requirements for
Specifications................................................... 369
Alternate Interrupt Vector Table (AIVT) ................................ 95
Assembler
MPASM Assembler................................................. 348
B
Block Diagrams
10-Bit A/D Converter Analog Input Model................. 311
12-Bit A/D Converter............................................... 296
16-Bit Asynchronous Timer3 and Timer5 ................. 201
16-Bit Synchronous Timer2 and Timer4 ................... 201
16-Bit Timer1 Module............................................... 197
32-Bit Timer2/3 and Timer4/5 ................................... 200
Accessing Program Space Using
Table Operations ............................................ 71
Addressing for Table Registers.................................. 83
Buffer Address Generation in PIA Mode................... 299
CALL Stack Frame.................................................... 68
Comparator Voltage Reference ................................ 321
CPU Programmer's Model ........................................ 37
CRC ....................................................................... 289
CRC Shift Engine Detail........................................... 289
CTMU Connections and Internal Configuration
for Capacitance Measurement........................ 324
CTMU Typical Connections and Internal
Configuration for Pulse Delay Generation ........ 325
CTMU Typical Connections and Internal Configuration for Time Measurement ............... 325
Data Access From Program Space Address
Generation .................................................... 70
Data Signal Modulator ............................................. 249
DMA ........................................................................ 75
EDS Address Generation for Read............................. 66
EDS Address Generation for Write ............................. 67
High/Low-Voltage Detect (HLVD) ............................ 331
$1^{2} \mathrm{C}$ Module ............................................................. 234
Individual Comparator Configurations,
CREF = 0 .................................................. 316
Individual Comparator Configurations,
CREF = 1 and CVREFP $=0$
Individual Comparator Configurations,
CREF $=1$ and CVREFP $=1 \ldots . . . . . . . . . . . . . . . . . . . . . . . . . ~$
317
Input Capture .......................................................... 205
LCD Controller ........................................................ 265
On-Chip Regulator Connections .............................. 343
Output Compare (16-Bit Mode)................................ 212
Output Compare (Double-Buffered,
16-Bit PWM Mode) ......................................... 214
PCI24FJ256GA310 Family (General)........................ 16
PIC24F CPU Core .................................................... 36
PSV Operation (Lower Word) .................................... 73
PSV Operation (Upper Word) .................................... 73
Reset System............................................................ 89
RTCC ..................................................................... 275
Shared I/O Port Structure ..... 167
SPI Master, Frame Master Connection ..... 230
SPI Master, Frame Slave Connection ..... 230
SPI Master/Slave Connection (Enhanced Buffer Modes) ..... 229
SPI Master/Slave Connection (Standard Mode) ..... 229
SPI Slave, Frame Master Connection ..... 230
SPI Slave, Frame Slave Connection ..... 230
SPIx Module (Enhanced Mode) ..... 223
SPIx Module (Standard Mode) ..... 222
System Clock. ..... 145
Triple Comparator Module ..... 315
UART (Simplified) ..... 241
Watchdog Timer (WDT) ..... 344
C
C Compilers
MPLAB C18 ..... 348
Charge Time Measurement Unit. See CTMU.
Code Examples
Basic Sequence for Clock Switching ..... 151
Configuring UART1 Input/Output
Functions (PPS) ..... 177
EDS Read From Program Memory in Assembly ..... 72
EDS Read in Assembly ..... 66
EDS Write in Assembly ..... 67
Erasing a Program Memory Block (Assembly) ..... 86
Erasing a Program Memory Block (C Language) ..... 87
Initiating a Programming Sequence ..... 87
Loading the Write Buffers ..... 87
Port Read/Write in Assembly. ..... 172
Port Read/Write in C ..... 172
PWRSAV Instruction Syntax ..... 156
Setting the RTCWREN Bit ..... 276
Single-Word Flash Programming ..... 88
Single-Word Flash Programming (C Language) ..... 88
Code Protection ..... 345
Code Segment Protection ..... 345
Configuration Options ..... 345
Configuration Protection ..... 346
General Segment Protection ..... 345
Comparator Voltage Reference ..... 321
Configuring ..... 321
Configuration Bits ..... 333
Core Features. ..... 11
CPU
Arithmetic Logic Unit (ALU) ..... 40
Control Registers ..... 38
Core Registers ..... 36
Programmer's Model ..... 35
CRC
Polynomials ..... 290
Setup Examples for 16 and 32-Bit Polynomials ..... 290
User Interface ..... 290
CTMU
Measuring Capacitance ..... 323
Measuring Time ..... 324
Pulse Delay and Generation ..... 324
Customer Change Notification Service ..... 400
Customer Notification Service ..... 400
Customer Support. ..... 400

## D

Data Memory
Address Space ..... 43
Extended Data Space (EDS) ..... 65
Memory Map ..... 43
Near Data Space ..... 44
SFR Space. ..... 44
Software Stack ..... 68
Space Organization, Alignment ..... 44
Data Signal Modulator ..... 249
Data Signal Modulator (DSM) ..... 249
DC Characteristics
Comparator ..... 368
Comparator Voltage Reference ..... 368
CTMU Current Source ..... 367
/O Pin Input Specifications ..... 365
I/O Pin Output Specifications ..... 366
Idle Current ..... 362
Operating Current ..... 361
Power-Down Current ..... 363
Program Memory ..... 366
Resets ..... 364
Temperature and Voltage Specifications ..... 361
Vbat Operating Voltage Specifications ..... 367
Development Support ..... 347
Device Features
100-Pin. ..... 15
64-Pin ..... 13
80-Pin ..... 14
Direct Memory Access Controller. See DMA. DMA ..... 75
Channel Trigger Sources ..... 82
Peripheral Module Disable (PMD) ..... 78
Summary of Operations ..... 76
Types of Transfers ..... 77
Typical Setup ..... 78
DMA Controller ..... 12
E
Electrical Characteristics
Absolute Maximum Ratings ..... 359
Capacitive Loading on Output Pin ..... 369
CLKO and I/O Timing ..... 372
External Clock Timing ..... 370
High/Low-Voltage Detect ..... 368
Internal Voltage Regulator Specifications ..... 367
PLL Clock Timing Specifications ..... 371
RC Oscillator Start-up Time ..... 371
Reset and Brown-out Reset Requirements ..... 373
Thermal Conditions ..... 360
V/F Graph ..... 360
Enhanced Parallel Master Port (EPMP) ..... 253
Enhanced Parallel Master Port. See EPMP. ..... 253
EPMP
Key Features ..... 253
Package Variations ..... 253
Equations
16-Bit, 32-Bit CRC Polynomials ..... 290
A/D Conversion Clock Period ..... 311
Baud Rate Reload Calculation ..... 235
Calculating the PWM Period ..... 214
Calculation for Maximum PWM Resolution ..... 215
Relationship Between Device and SPI Clock Speed ..... 231
UART Baud Rate with BRGH $=0$ ..... 242
UART Baud Rate with BRGH = 1 ..... 242
Errata ..... 10
Extended Data Space (EDS) ..... 253
F
Flash Configuration Word Locations ..... 333
Flash Configuration Words ..... 42
Flash Program Memory ..... 83
and Table Instructions ..... 83
Enhanced ICSP Operation ..... 84
JTAG Operation. ..... 84
Programming Algorithm ..... 86
Programming Operations. ..... 84
RTSP Operation ..... 84
Single-Word Programming ..... 88
H
High/Low-Voltage Detect (HLVD) ..... 331
I
I/O Ports
Analog Port Pins Configuration (ANSx) ..... 168
Analog/Digital Function of an I/O Pin ..... 168
Input Change Notification ..... 172
Open-Drain Configuration ..... 168
Parallel (PIO) ..... 167
Peripheral Pin Select ..... 173
Pull-ups and Pull-Downs ..... 172
Selectable Input Sources ..... 174
$1^{2} \mathrm{C}$
Clock Rates ..... 235
Communicating as Master in Single Master Environment ..... 233
Reserved Addresses ..... 235
Setting Baud Rate as Bus Master ..... 235
Slave Address Masking ..... 235
Input Capture
32-Bit Cascaded Mode ..... 206
Operations ..... 206
Synchronous and Trigger Modes ..... 205
Input Capture with Dedicated Timers ..... 205
Input Voltage Levels for Port or Pin Tolerated
Description Input ..... 168
Instruction Set
Overview. ..... 353
Summary ..... 351
Symbols Used in Opcode Descriptions ..... 352
Interfacing Program and Data Spaces ..... 69
Inter-Integrated Circuit. See $I^{2} C$ ..... 233
Internet Address ..... 400
Interrupt Vector Table (IVT) ..... 95
Interrupts
Control and Status Registers ..... 98
Implemented Vectors ..... 97
Reset Sequence ..... 95
Setup and Service Procedures ..... 143
Trap Vectors ..... 96
Vector Table ..... 96
J
JTAG Interface ..... 346
K
Key Features ..... 333
L
LCD Controller ..... 12
Liquid Crystal Display (LCD) Controller ..... 265
M
Memory Organization ..... 41
Microchip Internet Web Site ..... 400
Modulator. See Data Signal Modulator ..... 249
MPLAB ASM30 Assembler, Linker, Librarian ..... 348
MPLAB Integrated Development Environment Software ..... 347
MPLAB PM3 Device Programmer ..... 350
MPLAB REAL ICE In-Circuit Emulator System ..... 349
MPLINK Object Linker/MPLIB Object Librarian ..... 348
N
Near Data Space ..... 44
0
On-Chip Voltage Regulator ..... 343
POR ..... 343
Standby Mode ..... 343
Oscillator Configuration
Bit Values for Clock Selection ..... 146
Clock Switching ..... 150
Sequence. ..... 151
Control Registers ..... 147
CPU Clocking Scheme ..... 146
Initial Configuration on POR ..... 146
Reference Clock Output. ..... 152
Secondary Oscillator (SOSC) ..... 152
Output Compare
32-Bit Cascaded Mode ..... 211
Synchronous and Trigger Modes ..... 211
Output Compare with Dedicated Timers ..... 211
P
Packaging ..... 377
Details ..... 379
Marking ..... 377
Peripheral Pin Select (PPS) ..... 173
Available Peripherals and Pins ..... 173
Configuration Control ..... 176
Considerations for Use ..... 177
Input Mapping ..... 174
Mapping Exceptions ..... 176
Output Mapping ..... 175
Peripheral Priority ..... 173
Registers ..... 178
Pin Descriptions
121-Pin Devices (BGA) ..... 7
Pinout Descriptions ..... 17
Power-Saving Features ..... 155
Clock Frequency and Clock Switching ..... 165
Doze Mode ..... 165
Instruction-Based Modes ..... 156
Deep Sleep ..... 158
Idle ..... 157
Sleep ..... 157
Low-Voltage
Retention Regulator ..... 157
Vbat Mode ..... 160
Product Identification System ..... 402
Program Memory
Access Using Table Instructions ..... 71
Address Construction ..... 69
Address Space ..... 41
Flash Configuration Words ..... 42
Hard Memory Vectors ..... 42
Memory Maps ..... 41
Organization ..... 42
Reading From Program Memory Using EDS ..... 72
Program Verification ..... 345
Pulse-Width Modulation (PWM) Mode ..... 213
Pulse-Width Modulation. See PWM.
PWM
Duty Cycle and Period ..... 214
R
Reader Response ..... 401
Real-Time Clock and Calendar (RTCC) ..... 275
Register Maps
A/D Converter. ..... 56
Analog Configuration ..... 57
Comparators ..... 61
CPU Core ..... 45
CRC ..... 62
CTMU ..... 57
Data Signal Modulator (DSM). ..... 61
Deep Sleep ..... 64
DMA ..... 58
$1^{2} \mathrm{C}$ ..... 51
ICN ..... 46
Input Capture ..... 49
Interrupt Controller ..... 47
LCD Controller ..... 59
NVM. ..... 64
Output Compare ..... 50
Pad Configuration ..... 55
Parallel Master/Slave Port ..... 60
Peripheral Pin Select ..... 62
PMD. ..... 64
PORTA ..... 53
PORTB ..... 53
PORTC ..... 54
PORTD ..... 54
PORTE ..... 54
PORTF ..... 55
PORTG ..... 55
RTCC ..... 61
SPI ..... 53
System Control ..... 63
Timers ..... 48
UART ..... 52
Registers
AD1CHITH (A/D Scan Compare Hit, High Word) ..... 308
AD1CHITL (A/D Scan Compare Hit, Low Word). ..... 308
AD1CHS (A/D Sample Select) ..... 306
AD1CON1 (A/D Control 1). ..... 300
AD1CON2 (A/D Control 2) ..... 302
AD1CON3 (A/D Control 3) ..... 303
AD1CON4 (A/D Control 4) ..... 304
AD1CON5 (A/D Control 5) ..... 305
AD1CSSH (A/D Input Scan Select, High Word) ..... 309
AD1CSSL (A/D Input Scan Select, Low Word). ..... 309
AD1CTMENH (CTMU Enable, High Word) ..... 310
AD1CTMENL (CTMU Enable, Low Word) ..... 310
ALCFGRPT (Alarm Configuration) ..... 280
ALMINSEC (Alarm Minutes and Seconds Value) ..... 284
ALMTHDY (Alarm Month and Day Value) ..... 283
ALWDHR (Alarm Weekday and Hours Value) ..... 283
ANCFG (A/D Band Gap Reference) ..... 307
ANSA (PORTA Analog Function Selection) ..... 169
ANSB (PORTB Analog Function Selection) ..... 169
ANSC (PORTC Analog Function Selection) ..... 170
ANSD (PORTD Analog Function Selection) ..... 170
ANSE (PORTE Analog Function Selection). ..... 171
ANSG (PORTG Analog Function Selection) ..... 171
CLKDIV (Clock Divider) ..... 149
CMSTAT (Comparator Status). ..... 319
CMxCON (Comparator x Control Comparators 1-3). ..... 318
CORCON (CPU Core Control) ..... 39, 100
CRCCON1 (CRC Control 1) ..... 292
CRCCON2 (CRC Control 2) ..... 293
CRCXORH (CRC XOR High) ..... 294
CRCXORL (CRC XOR Polynomial, Low Byte) ..... 293
CTMUCON1 (CTMU Control 1) ..... 326
CTMUCON2 (CTMU Control 2) ..... 327
CTMUICON (CTMU Current Control) ..... 329
CVRCON (Comparator Voltage Reference Control) ..... 322
CW1 (Flash Configuration Word 1) ..... 334
CW2 (Flash Configuration Word 2) ..... 336
CW3 (Flash Configuration Word 3) ..... 338
CW4 (Flash Configuration Word 4) ..... 340
DEVID (Device ID) ..... 342
DEVREV (Device Revision) ..... 342
DMACHn (DMA Channel n Control) ..... 80
DMACON (DMA Engine Control) ..... 79
DMAINTn (DMA Channel $n$ Interrupt) ..... 81
DSCON (Deep Sleep Control) ..... 162
DSWAKE (Deep Sleep Wake-up Source) ..... 163
HLVDCON (High/Low-Voltage Detect Control) ..... 332
12CxCON (I2Cx Control) ..... 236
I2CxMSK (I2Cx Slave Mode Address Mask) ..... 239
I2CxSTAT (I2Cx Status) ..... 238
ICxCON1 (Input Capture x Control 1) ..... 207
ICxCON2 (Input Capture x Control 2) ..... 208
IECO (Interrupt Enable Control 0) ..... 112
IEC1 (Interrupt Enable Control 1) ..... 114
IEC2 (Interrupt Enable Control 2) ..... 116
IEC3 (Interrupt Enable Control 3) ..... 117
IEC4 (Interrupt Enable Control 4) ..... 118
IEC5 (Interrupt Enable Control 5) ..... 119
EC6 (Interrupt Enable Control 6) ..... 120
IEC7 (Interrupt Enable Control 7) ..... 120
IFS0 (Interrupt Flag Status 0) ..... 103
IFS1 (Interrupt Flag Status 1) ..... 105
IFS2 (Interrupt Flag Status 2) ..... 107
IFS3 (Interrupt Flag Status 3) ..... 108
IFS4 (Interrupt Flag Status 4) ..... 109
IFS5 (Interrupt Flag Status 5) ..... 110
IFS6 (Interrupt Flag Status 6) ..... 111
IFS7 (Interrupt Flag Status 7) ..... 111
INTCON1 (Interrupt Control 1) ..... 101
INTCON2 (Interrupt Control 2). ..... 102
INTTREG (Interrupt Controller Test) ..... 142
IPC0 (Interrupt Priority Control 0) ..... 121
IPC1 (Interrupt Priority Control 1) ..... 122
IPC10 (Interrupt Priority Control 10) ..... 131
IPC11 (Interrupt Priority Control 11) ..... 132
IPC12 (Interrupt Priority Control 12) ..... 133
IPC13 (Interrupt Priority Control 13) ..... 134
IPC15 (Interrupt Priority Control 15) ..... 135
IPC16 (Interrupt Priority Control 16) ..... 136
IPC18 (Interrupt Priority Control 18) ..... 137
IPC19 (Interrupt Priority Control 19) ..... 137
IPC2 (Interrupt Priority Control 2) ..... 123
IPC20 (Interrupt Priority Control 20) ..... 138
IPC21 (Interrupt Priority Control 21) ..... 139
IPC22 (Interrupt Priority Control 22) ..... 140
IPC25 (Interrupt Priority Control 25) ..... 141
IPC29 (Interrupt Priority Control 29) ..... 141
IPC3 (Interrupt Priority Control 3) ..... 124
IPC4 (Interrupt Priority Control 4) ..... 125
IPC5 (Interrupt Priority Control 5) ..... 126
IPC6 (Interrupt Priority Control 6) ..... 127
IPC7 (Interrupt Priority Control 7) ..... 128
IPC8 (Interrupt Priority Control 8) ..... 129
IPC9 (Interrupt Priority Control 9) ..... 130
LCDCON (LCD Control) ..... 266
LCDCREG (LCD Charge Pump Control) ..... 268
LCDDATAx (LCD Pixel Data x) ..... 270
LCDPS (LCD Phase) ..... 269
LCDREF (LCD Reference Ladder Control) ..... 272
LCDSEx (LCD Segment x Enable) ..... 270
MDCAR (Modulator Carrier Control) ..... 252
MDCON (Modulator Control) ..... 250
MDSRC (Modulator Source Control) ..... 251
MINSEC (RTCC Minutes and Seconds Value). ..... 282
MTHDY (RTCC Month and Day Value) ..... 281
OCxCON1 (Output Compare x Control 1) ..... 216
OCxCON2 (Output Compare x Control 2) ..... 218
OSCCON (Oscillator Control). ..... 147
OSCTUN (FRC Oscillator Tune) ..... 150
PADCFG1 (Pad Configuration Control) ..... 263
PMCON1 (EPMP Control 1) ..... 255
PMCON2 (EPMP Control 2) ..... 256
PMCON3 (EPMP Control 3) ..... 257
PMCON4 (EPMP Control 4) ..... 258
PMCSxBS (Chip Select x Base Address) ..... 260
PMCSxCF (Chip Select x Configuration). ..... 259
PMCSxMD (Chip Select x Mode) ..... 261
PMSTAT (EPMP Status, Slave Mode) ..... 262
RCFGCAL (RTCC Calibration and Configuration)... ..... 277
RCON (Reset Control). ..... 90
RCON2 (Reset and System Control 2). ..... 164
RCON2 (Reset Control 2) ..... 92
REFOCON (Reference Oscillator Control) ..... 153
RPINRO (PPS Input 0) ..... 178
RPINR1 (PPS Input 1) ..... 178
RPINR10 (PPS Input 10). ..... 182
RPINR11 (PPS Input 11). ..... 182
RPINR17 (PPS Input 17) ..... 183
RPINR18 (PPS Input 18) ..... 183
RPINR19 (PPS Input 19) ..... 184
RPINR2 (PPS Input 2) ..... 179
RPINR20 (PPS Input 20) ..... 184
RPINR21 (PPS Input 21) ..... 185
RPINR22 (PPS Input 22) ..... 185
RPINR23 (PPS Input 23) ..... 186
RPINR27 (PPS Input 27) ..... 186
RPINR3 (PPS Input 3) ..... 179
RPINR30 (PPS Input 30) ..... 187
RPINR31 (PPS Input 31) ..... 187
RPINR4 (PPS Input 4) ..... 180
RPINR7 (PPS Input 7) ..... 180
RPINR8 (PPS Input 8) ..... 181
RPINR9 (PPS Input 9) ..... 181
RPOR0 (PPS Output 0) ..... 188
RPOR1 (PPS Output 1) ..... 188
RPOR10 (PPS Output 10) ..... 193
RPOR11 (PPS Output 11) ..... 193
RPOR12 (PPS Output 12) ..... 194
RPOR13 (PPS Output 13) ..... 194
RPOR14 (PPS Output 14) ..... 195
RPOR15 (PPS Output 15) ..... 195
RPOR2 (PPS Output 2) ..... 189
RPOR3 (PPS Output 3) ..... 189
RPOR4 (PPS Output 4) ..... 190
RPOR5 (PPS Output 5) ..... 190
RPOR6 (PPS Output 6) ..... 191
RPOR7 (PPS Output 7) ..... 191
RPOR8 (PPS Output 8) ..... 192
RPOR9 (PPS Output 9) ..... 192
RTCCSWT (Power Control and Sample Window Timer). ..... 285
RTCPWC (RTCC Power Control) ..... 279
SPIxCON1 (SPIx Control 1) ..... 226
SPIxCON2 (SPlx Control 2) ..... 228
SPIxSTAT (SPIx Status and Control) ..... 224
SR (ALU STATUS) ..... 38, 99
T1CON (Timer1 Control). ..... 198
TxCON (Timer2 and Timer4 Control) ..... 202
TyCON (Timer3 and Timer5 Control) ..... 203
UxMODE (UARTx Mode) ..... 244
UxSTA (UARTx Status and Control) ..... 246
WKDYHR (RTCC Weekday and Hours Value) ..... 282
YEAR (RTCC Year Value) ..... 281
Resets
BOR (Brown-out Reset) ..... 89
Brown-out Reset (BOR) ..... 93
Clock Source Selection. ..... 93
CM (Configuration Mismatch Reset) ..... 89
Delay Times ..... 94
Device Times ..... 93
IOPUWR (Illegal Opcode Reset) ..... 89
MCLR (Pin Reset) ..... 89
POR (Power-on Reset) ..... 89
RCON Flags, Operation ..... 93
SFR States ..... 93
SWR (RESET Instruction) ..... 89
TRAPR (Trap Conflict Reset) ..... 89
UWR (Uninitialized W Register Reset) ..... 89
WDT (Watchdog Timer Reset) ..... 89
Revision History ..... 393
RTCC
Alarm Configuration. ..... 286
Alarm Mask Settings (figure) ..... 287
Calibration ..... 286
Clock Source Selection ..... 276
Power Control. ..... 287
Register Mapping ..... 276
Source Clock ..... 275
Write Lock ..... 276
S
Selective Peripheral Power Control ..... 165
Serial Peripheral Interface (SPI) ..... 221
Serial Peripheral Interface. See SPI.
SFR Space ..... 44
Software Simulator (MPLAB SIM) ..... 349
Software Stack ..... 68
Special Features ..... 12
SPI. ..... 221
T
Timer1 ..... 197
Timer2/3 and Timer4/5 ..... 199
Timing Diagrams
CLKO and I/O Timing ..... 372
External Clock ..... 370
Triple Comparator ..... 315
Triple Comparator Module ..... 315
U
UART ..... 241
Baud Rate Generator (BRG) ..... 242
Infrared Support. ..... 243
Operation of UxCTS and UxRTS Pins. ..... 243
Receiving
8-Bit or 9-Bit Data Mode ..... 243
Transmitting
8-Bit Data Mode. ..... 243
9-Bit Data Mode ..... 243
Break and Sync Sequence ..... 243
Universal Asynchronous Receiver Transmitter. See UART.
W
Watchdog Timer (WDT) ..... 344
Control Register. ..... 344
Windowed Operation ..... 344
WWW Address ..... 400
WWW, On-Line Support ..... 10

NOTES:

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives


## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://microchip.com/support

## PIC24FJ128GA310 FAMILY

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.
TO: Technical Publications Manager
Total Pages Sent $\qquad$
RE: Reader Response
From: Name $\qquad$
Company
Address $\qquad$
City / State / ZIP / Country $\qquad$
$\qquad$

Application (optional):
Would you like a reply? Y $\qquad$ N

Device: PIC24FJ128GA310 Family
Literature Number: DS39996E

Questions:

1. What are the best features of this document?
$\qquad$
2. How does this document meet your hardware and software development needs?
$\qquad$
3. Do you find the organization of this document easy to follow? If not, why?
$\qquad$
4. What additions to the document do you think would enhance the structure and subject?
$\qquad$
5. What deletions from the document could be made without affecting the overall usefulness?
$\qquad$
$\qquad$
6. Is there any incorrect or misleading information (what and where)?
$\qquad$
$\qquad$
7. How would you improve this document?
$\qquad$
$\qquad$

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Examples:

a) PIC24FJ64GA306-I/MR:

PIC24F device with LCD Controller and nanoWatt XLP Technology, 64 KB program memory, 64-pin, Industrial temp., QFN package.
b) PIC24FJ128GA308-I/PT:

PIC24F device with LCD Controller and nanoWatt XLP Technology, 128 KB program memory, 80-pin, Industrial temp., TQFP package.
c) PIC24FJ128GA210-I/BG:

PIC24F device with LCD Controller and nanoWatt XLP Technology, 128 KB program memory, 121-pin, Industrial temp., BGA package.

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, PIC ${ }^{32}$ logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2010-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-759-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Microchip

## Worldwide Sales and Service

AMERICAS
Corporate Office
2355 West Chandler Blvd.

Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/
support
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455
Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Cleveland

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445
Toronto
Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China-Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


[^0]:    Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

[^1]:    Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

[^2]:    2: These bits are unimplemented in 64 -pin and 80 -pin devices, devices, read as ' 0 '

[^3]:    Legend: $==$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
    Note 1: These bits are unimplemented in 64 -pin devices, read as ' 0 '.
    2: These bits are unimplemented in 64 -pin and 80 -pin devices, read as ' 0 '.

