

## 110 µA, High Precision Op Amps

#### **Features**

- Low Offset Voltage: ±150 μV (maximum)
- Low Quiescent Current: 110 μA (typical)
- Rail-to-Rail Input and Output
- Wide Supply Voltage Range: 1.8V to 6.0V
- Gain Bandwidth Product: 1.2 MHz (typical)
- · Unity Gain Stable
- Extended Temperature Range: -40°C to +125°C
- · No Phase Reversal


#### **Applications**

- Automotive
- · Portable Instrumentation
- Sensor Conditioning
- · Battery Powered Systems
- · Medical Instrumentation
- Test Equipment
- · Analog Filters

#### **Design Aids**

- · SPICE Macro Models
- FilterLab<sup>®</sup> Software
- MAPS (Microchip Advanced Part Selector)
- · Analog Demonstration and Evaluation Boards
- Application Notes

**Typical Application** 



#### **Description**

The Microchip Technology Inc. MCP6071/2/4 family of operational amplifiers (op amps) has low input offset voltage ( $\pm 150~\mu V$ , maximum) and rail-to-rail input and output operation. This family is unity gain stable and has a gain bandwidth product of 1.2 MHz (typical). These devices operate with a single supply voltage as low as 1.8V, while drawing low quiescent current per amplifier (110  $\mu A$ , typical). These features make the family of op amps well suited for single-supply, high precision, battery-powered applications.

The MCP6071/2/4 family is offered in single (MCP6071), dual (MCP6072), and quad (MCP6074) configurations.

The MCP6071/2/4 is designed with Microchip's advanced CMOS process. All devices are available in the extended temperature range, with a power supply range of 1.8V to 6.0V.

#### **Package Types**

- achage Types					
MCP6071 SOIC	MCP6072 SOIC				
NC 1 8 NC V <sub>IN</sub> -2 7 V <sub>DD</sub> V <sub>IN</sub> +3 6 V <sub>OUT</sub> V <sub>SS</sub> 4 5 NC	V <sub>OUTA</sub> 1 8 V <sub>DD</sub> V <sub>INA</sub> 2 7 V <sub>OUTB</sub> V <sub>INA</sub> 3 6 V <sub>INB</sub> - V <sub>SS</sub> 4 5 V <sub>INB</sub> +				
MCP6071 2x3 TDFN	MCP6072 2x3 TDFN				
V <sub>IN</sub> - 2 EP 7 V <sub>DD</sub>	V <sub>OUTA</sub> 1 0 8 V <sub>DD</sub> V <sub>INA</sub> 2 EP 7 V <sub>OUTB</sub> V <sub>INA</sub> 3 9 6 V <sub>INB</sub> V <sub>SS</sub> 4 5 V <sub>INB</sub> +				
MCP6071 SOT-23-5	MCP6074 SOIC, TSSOP				
V <sub>OUT</sub> 1 5 V <sub>DD</sub> V <sub>SS</sub> 2 4 V <sub>IN</sub> + 3	V <sub>OUTA</sub> 1 14 V <sub>OUTD</sub> V <sub>INA</sub> 2 13 V <sub>IND</sub> V <sub>INA</sub> 4 12 V <sub>IND</sub> + V <sub>DD</sub> 4 11 V <sub>SS</sub> V <sub>INB</sub> 5 10 V <sub>INC</sub> + V <sub>INB</sub> 6 9 V <sub>INC</sub> - V <sub>OUTB</sub> 7 8 V <sub>OUTC</sub>				
* Includes Exposed Therr	nal Pad (EP); see Table 3-1.				

NOTES:

#### 1.0 ELECTRICAL CHARACTERISTICS

#### 1.1 Absolute Maximum Ratings †

V <sub>DD</sub> – V <sub>SS</sub>	7.0V
Current at Input Pins	±2 mA
Analog Inputs (V <sub>IN</sub> +, V <sub>IN</sub> -)†† $V_{SS}$ -	- 1.0V to V <sub>DD</sub> + 1.0V
All Other Inputs and Outputs $\ensuremath{\text{V}_{\text{SS}}}$ -	- 0.3V to V <sub>DD</sub> + 0.3V
Difference Input Voltage	V <sub>DD</sub> - V <sub>SS</sub>
Output Short-Circuit Current	continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
$\label{eq:maximum Junction Temperature (T_J)} Maximum Junction Temperature (T_J)$	+150°C
ESD protection on all pins (HBM; MM)	≥ 4 kV; 400V

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See 4.1.2 "Input Voltage Limits"

#### 1.2 Specifications

#### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated,  $V_{DD} = +1.8V$  to +6.0V,  $V_{SS} = GND$ ,  $T_A = +25$ °C,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$  and  $R_L = 10 \text{ k}\Omega$  to  $V_L$ . (Refer to Figure 1-1). **Parameters** Sym Min Max Units **Conditions** Typ Input Offset Input Offset Voltage -150 +150  $V_{DD} = 3.0V,$ Vos  $V_{CM} = V_{DD}/3$ ±1.5  $\mu V/^{\circ}C$   $T_{A}= -40^{\circ}C$  to  $+85^{\circ}C$ , Input Offset Drift with Temperature  $\Delta V_{OS}/\Delta T_A$  $V_{DD} = 3.0V, V_{CM} = V_{DD}/3$  $\mu V/^{\circ}C$  |  $T_{A}$ = +85°C to +125°C,  $\Delta V_{OS}/\Delta T_{A}$ ±4.0  $V_{DD} = 3.0V, V_{CM} = V_{DD}/3$ **PSRR** 70 Power Supply Rejection Ratio 87 dΒ  $V_{CM} = V_{SS}$ Input Bias Current and Impedance Input Bias Current 100  $I_B$ ±1.0 pΑ  $T_A = +85$ °C  $I_B$ 60 pΑ  $I_B$ 1100 5000 pΑ  $T_A = +125^{\circ}C$ Input Offset Current ±1.0 pΑ los Common Mode Input Impedance  $Z_{CM}$ 10<sup>13</sup>||6  $\Omega || pF$ Differential Input Impedance 10<sup>13</sup>||6  $Z_{DIFF}$  $\Omega || pF$ **Common Mode**  $V_{\text{CMR}}$ Common Mode Input Voltage Range V<sub>SS</sub>-0.15 V<sub>DD</sub>+0.15 ٧  $V_{DD} = 1.8V \text{ (Note 1)}$  $V_{SS}$ -0.3 V<sub>DD</sub>+0.3 ٧  $V_{DD} = 6.0V \text{ (Note 1)}$  $V_{CMR}$  $V_{CM} = -0.15V$  to 1.95V, Common Mode Rejection Ratio **CMRR** 72 89 dΒ  $V_{DD} = 1.8V$ 74 91 dΒ  $V_{CM} = -0.3V$  to 6.3V,  $V_{DD} = 6.0V$  $V_{CM} = 3.0V \text{ to } 6.3V,$ 72 87 dB  $V_{DD} = 6.0V$ 74 dΒ  $V_{CM} = -0.3V$  to 3.0V, 89  $V_{DD} = 6.0 V$ 

**Note 1:** Figure 2-13 shows how V<sub>CMR</sub> changed across temperature.

#### TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated,  $V_{DD}$  = +1.8V to +6.0V,  $V_{SS}$ = GND,  $T_{A}$ = +25°C,  $V_{CM}$  =  $V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_{L} = V_{DD}/2$  and  $R_{L}$  = 10 kΩ to  $V_{L}$ . (Refer to Figure 1-1).

001 00 0	<u>.                                      </u>					<u>.</u> .
Parameters	Sym	Min	Тур	Max	Units	Conditions
Open-Loop Gain						
DC Open-Loop Gain (Large Signal)	A <sub>OL</sub>	95	115	_	dB	$0.2V < V_{OUT} < (V_{DD}-0.2V)$ $V_{CM} = V_{SS}$
Output						
Maximum Output Voltage Swing	$V_{OL}, V_{OH}$	V <sub>SS</sub> +15	_	V <sub>DD</sub> -15	mV	0.5V input overdrive
Output Short-Circuit Current	I <sub>SC</sub>	_	±7	_	mA	V <sub>DD</sub> = 1.8V
		_	±28	_	mA	$V_{DD} = 6.0V$
Power Supply						
Supply Voltage	$V_{DD}$	1.8	_	6.0	V	
Quiescent Current per Amplifier	ΙQ	50	110	170	μΑ	$I_O = 0, V_{DD} = 6.0V$ $V_{CM} = 0.9V_{DD}$

Note 1: Figure 2-13 shows how  $V_{CMR}$  changed across temperature.

#### TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = +1.8$  to +6.0V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $V_L = 10$  kΩ to  $V_L$  and  $V_L = 60$  pF. (Refer to Figure 1-1).

Parameters	Sym	Min	Тур	Max	Units	Conditions		
AC Response								
Gain Bandwidth Product	GBWP	_	1.2	_	MHz			
Phase Margin	PM	_	57	_	٥	G = +1 V/V		
Slew Rate	SR	_	0.5	_	V/µs			
Noise			_					
Input Noise Voltage	E <sub>ni</sub>	_	4.3	_	µVр-р	f = 0.1 Hz to 10 Hz		
Input Noise Voltage Density	e <sub>ni</sub>	_	19	_	nV/√Hz	f = 10 kHz		
Input Noise Current Density	i <sub>ni</sub>	_	0.6		fA/√Hz	f = 1 kHz		

#### TABLE 1-3: TEMPERATURE SPECIFICATIONS

<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +1.8V$ to $+6.0V$ and $V_{SS} = GND$ .							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Temperature Ranges							
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1	
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	220.7	_	°C/W		
Thermal Resistance, 8L-2x3 TDFN	$\theta_{\sf JA}$	_	52.5	_	°C/W		
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	149.5	_	°C/W		
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	95.3	_	°C/W		
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W		


Note 1: The internal junction temperature (T<sub>J</sub>) must not exceed the absolute maximum specification of +150°C.

#### 1.3 Test Circuits

The circuit used for most DC and AC tests is shown in Figure 1-1. This circuit can independently set  $V_{CM}$  and  $V_{OUT}$ ; see Equation 1-1. Note that  $V_{CM}$  is not the circuit's common mode voltage (( $V_P + V_M$ )/2), and that  $V_{OST}$  includes  $V_{OS}$  plus the effects (on the input offset error,  $V_{OST}$ ) of temperature, CMRR, PSRR and  $A_{OL}$ .

#### **EQUATION 1-1:**

$$\begin{split} G_{DM} &= R_F/R_G \\ V_{CM} &= (V_P + V_{DD}/2)/2 \\ V_{OST} &= V_{IN-} - V_{IN+} \\ V_{OUT} &= (V_{DD}/2) + (V_P - V_M) + V_{OST}(1 + G_{DM}) \\ \text{Where:} \\ G_{DM} &= \text{Differential Mode Gain} \qquad (\text{V/V}) \\ V_{CM} &= \text{Op Amp's Common Mode} \qquad (\text{V}) \\ \text{Input Voltage} \\ V_{OST} &= \text{Op Amp's Total Input Offset} \qquad (\text{mV}) \\ \text{Voltage} \end{split}$$




**FIGURE 1-1:** AC and DC Test Circuit for Most Specifications.


NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




**FIGURE 2-1:** Input Offset Voltage with  $V_{DD} = 3.0V$ .




**FIGURE 2-2:** Input Offset Voltage Drift with  $V_{DD} = 3.0V$  and  $T_A \le +85$ °C.




**FIGURE 2-3:** Input Offset Voltage Drift with  $V_{DD} = 3.0V$  and  $T_A \ge +85$ °C.



**FIGURE 2-4:** Input Offset Voltage vs. Common Mode Input Voltage with  $V_{DD} = 6.0V$ .



**FIGURE 2-5:** Input Offset Voltage vs. Common Mode Input Voltage with  $V_{DD} = 3.0V$ .



**FIGURE 2-6:** Input Offset Voltage vs. Common Mode Input Voltage with  $V_{DD} = 1.8V$ .

Note: Unless otherwise indicated,  $T_A = +25$ °C,  $V_{DD} = +1.8$ V to +6.0V,  $V_{SS} = GND$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_L = V_{DD}/2$ ,  $R_L = 10 \text{ k}\Omega$  to  $V_L$  and  $C_L = 60 \text{ pF}$ .





FIGURE 2-7: Output Voltage.

Input Offset Voltage vs.



Input Offset Voltage vs. FIGURE 2-8: Power Supply Voltage.






FIGURE 2-9: vs. Frequency.

Input Noise Voltage Density




**FIGURE 2-10:** Input Noise Voltage Density vs. Common Mode Input Voltage.



**FIGURE 2-11:** Frequency.

CMRR, PSRR vs.



**FIGURE 2-12:** 

CMRR, PSRR vs. Ambient

Temperature.





FIGURE 2-13: Common Mode Input Voltage Range Limit vs. Ambient Temperature.



**FIGURE 2-14:** Input Bias, Offset Currents vs. Ambient Temperature.





FIGURE 2-15: Input Bias Current vs. Common Mode Input Voltage.



**FIGURE 2-16:** Quiescent Current vs Ambient Temperature with  $V_{CM} = 0.9V_{DD}$ .




FIGURE 2-17: Quiescent Current vs. Power Supply Voltage with  $V_{CM} = 0.9V_{DD}$ .






FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency.



**FIGURE 2-19:** DC Open-Loop Gain vs. Power Supply Voltage.



**FIGURE 2-20:** DC Open-Loop Gain vs. Output Voltage Headroom.




FIGURE 2-21: Channel-to-Channel Separation vs. Frequency (MCP6072/4 only).







FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Common Mode Input Voltage.



**FIGURE 2-23:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.



**FIGURE 2-24:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature.



**FIGURE 2-25:** Ouput Short Circuit Current vs. Power Supply Voltage.




FIGURE 2-26: Output Voltage Swing vs. Frequency.





FIGURE 2-27: Ratio of Output Voltage Headroom to Output Current vs. Output Current.



**FIGURE 2-28:** Output Voltage Headroom vs. Ambient Temperature.




FIGURE 2-29: Slew Rate vs. Ambient Temperature.





FIGURE 2-30: Small Signal Non-Inverting Pulse Response.



**FIGURE 2-31:** Small Signal Inverting Pulse Response.






FIGURE 2-32: Large Signal Non-Inverting Pulse Response.



**FIGURE 2-33:** Large Signal Inverting Pulse Response.



**FIGURE 2-34:** The MCP6071/2/4 Shows No Phase Reversal.





FIGURE 2-35: Closed Loop Output Impedance vs. Frequency.



**FIGURE 2-36:** Measured Input Current vs. Input Voltage (below V<sub>SS</sub>).

#### 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

	MCP6071		MC	P6072	MCP6074		
SOIC	SOT-23-5	2x3 TDFN	SOIC	2x3 TDFN	SOIC, TSSOP	Symbol	Description
6	1	6	1	1	1	V <sub>OUT</sub> , V <sub>OUTA</sub>	Analog Output (op amp A)
2	4	2	2	2	2	V <sub>IN</sub> -, V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	3	3	3	$V_{IN}$ +, $V_{INA}$ +	Non-inverting Input (op amp A)
7	5	7	8	8	4	$V_{DD}$	Positive Power Supply
_	_	1	5	5	5	V <sub>INB</sub> +	Non-inverting Input (op amp B)
_	_		6	6	6	V <sub>INB</sub> -	Inverting Input (op amp B)
_	_	_	7	7	7	V <sub>OUTB</sub>	Analog Output (op amp B)
_	_	_	_	_	8	V <sub>OUTC</sub>	Analog Output (op amp C)
_	_	1		_	9	V <sub>INC</sub> -	Inverting Input (op amp C)
_	_	1		_	10	V <sub>INC</sub> +	Non-inverting Input (op amp C)
4	2	4	4	4	11	$V_{SS}$	Negative Power Supply
_	_	1		_	12	V <sub>IND</sub> +	Non-inverting Input (op amp D)
_	_	1		_	13	V <sub>IND</sub> -	Inverting Input (op amp D)
_			1		14	V <sub>OUTD</sub>	Analog Output (op amp D)
1, 5, 8	_	1, 5, 8		_	_	NC	No Internal Connection
_	_	9	_	9	_	EP	Exposed Thermal Pad (EP); must be connected to V <sub>SS</sub> .

#### 3.1 Analog Outputs

The output pins are low-impedance voltage sources.

#### 3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

#### 3.3 Power Supply Pins

The positive power supply ( $V_{DD}$ ) is 1.8V to 6.0V higher than the negative power supply ( $V_{SS}$ ). For normal operation, the other pins are at voltages between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need bypass capacitors.

#### 3.4 Exposed Thermal Pad (EP)

There is an internal electrical connection between the Exposed Thermal Pad (EP) and the  $V_{SS}$  pin; they must be connected to the same potential on the Printed Circuit Board (PCB).

NOTES:

#### 4.0 APPLICATION INFORMATION

The MCP6071/2/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process and is specifically designed for low-power, high precision applications.

#### 4.1 Rail-to-Rail Input

#### 4.1.1 PHASE REVERSAL

The MCP6071/2/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-34 shows the input voltage exceeding the supply voltage without any phase reversal.

#### 4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize input bias current  $(I_B)$ .




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go well above  $V_{DD}$ ; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow over-voltage (beyond  $V_{DD}$ ) events. Very fast ESD events (that meet the spec) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs. Figure 4-2 shows one approach to protecting these inputs.




FIGURE 4-2: Protecting the Analog Inputs.

A significant amount of current can flow out of the inputs when the Common Mode voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ). See Figure 2-36.

#### 4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1, Absolute Maximum Ratings †).

Figure 4-3 shows one approach to protecting these inputs. The resistors  $R_1$  and  $R_2$  limit the possible currents in or out of the input pins (and the ESD diodes,  $D_1$  and  $D_2$ ). The diode currents will go through either  $V_{DD}$  or  $V_{SS}$ .




FIGURE 4-3: Protecting the Analog Inputs.

#### 4.1.4 NORMAL OPERATION

The input stage of the MCP6071/2/4 op amps use two differential input stages in parallel. One operates at a low common mode input voltage (V<sub>CM</sub>), while the other operates at a high V<sub>CM</sub>. With this topology, the device operates with a V<sub>CM</sub> up to 300 mV above V<sub>DD</sub> and 300 mV below V<sub>SS</sub>. (See Figure 2-13). The input offset voltage is measured at V<sub>CM</sub> = V<sub>SS</sub> – 0.3V and V<sub>DD</sub> + 0.3V to ensure proper operation.

The transition between the input stages occurs when  $V_{CM}$  is near  $V_{DD}-1.1V$  (See Figures 2-4, 2-5 and Figure 2-6). For the best distortion performance and gain linearity, with non-inverting gains, avoid this region of operation.


#### 4.2 Rail-to-Rail Output

The output voltage range of the MCP6071/2/4 op amps is  $V_{SS}$  + 15 mV (minimum) and  $V_{DD}$  – 15 mV (maximum) when  $R_L$  = 10 k $\Omega$  is connected to  $V_{DD}$ /2 and  $V_{DD}$  = 6.0V. Refer to Figures 2-27 and 2-28 for more information.

#### 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. While a unity-gain buffer (G = +1) is the most sensitive to capacitive loads, all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 100 \, \text{pF}$  when G = +1), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-4) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitance load.



**FIGURE 4-4:** Output Resistor, R<sub>ISO</sub> Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).



**FIGURE 4-5:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify  $R_{\rm ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6071/2/4 SPICE macro model are very helpful.

#### 4.4 Supply Bypass

With this family of operational amplifiers, the power supply pin ( $V_{DD}$  for single-supply) should have a local bypass capacitor (i.e.,  $0.01~\mu F$  to  $0.1~\mu F$ ) within 2 mm for good high frequency performance. It can use a bulk capacitor (i.e.,  $1~\mu F$  or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

#### 4.5 Unused Op Amps

An unused op amp in a quad package (MCP6074) should be configured as shown in Figure 4-6. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the op amp at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the op amp; the op amp buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.





FIGURE 4-6: Unused Op Amps.

#### 4.6 PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow; which is greater than the MCP6071/2/4 family's bias current at +25°C (±1.0 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.



**FIGURE 4-7:** Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity-Gain Buffer:
  - a.Connect the non-inverting pin  $(V_{IN}+)$  to the input with a wire that does not touch the PCB surface.
  - b.Connect the guard ring to the inverting input pin (V<sub>IN</sub>–). This biases the guard ring to the common mode input voltage.
- 2. Inverting Gain and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors):
  - a.Connect the guard ring to the non-inverting input pin ( $V_{IN}$ +). This biases the guard ring to the same reference voltage as the op amp (e.g.,  $V_{DD}/2$  or ground).
  - b.Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.

#### 4.7 Application Circuits

#### 4.7.1 GYRATOR

The MCP6071/2/4 op amps can be used in gyrator applications. The gyrator is an electric circuit which can make a capacitive circuit behave inductively.

Figure 4-8 shows an example of a gyrator simulating inductance, with an approximately equivalent circuit below. The two  $Z_{\rm IN}$  have similar values in typical applications. The primary application for a gyrator is to reduce the size and cost of a system by removing the need for bulky, heavy and expensive inductors. For example, RLC bandpass filter characteristics can be realized with capacitors, resistors and operational amplifiers without using inductors. Moreover, gyrators will typically have higher accuracy than real inductors, due to the lower cost of precision capacitors than inductors.





FIGURE 4-8: Gyrator.

#### 4.7.2 INSTRUMENTATION AMPLIFIER

The MCP6071/2/4 op amps are well suited for conditioning sensor signals in battery-powered applications. Figure 4-9 shows a two op amp instrumentation amplifier, using the MCP6072, that works well for applications requiring rejection of common mode noise at higher gains. The reference voltage ( $V_{REF}$ ) is supplied by a low impedance source. In single supply applications,  $V_{REF}$  is typically  $V_{DD}/2$ .



**FIGURE 4-9:** Two Op Amp Instrumentation Amplifier.

To obtain the best CMRR possible, and not limit the performance by the resistor tolerances, set a high gain with the  $R_{\rm G}$  resistor.

#### 4.7.3 PRECISION COMPARATOR

Use high gain before a comparator to improve the latter's input offset performance. Figure 4-10 shows a gain of 11 V/V placed before a comparator. The reference voltage  $V_{REF}$  can be any value between the supply rails.




FIGURE 4-10: Precision, Non-inverting Comparator.

#### 5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6071/2/4 family of op amps.

#### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6071/2/4 op amps is available on the Microchip web site at www.microchip.com. The model was written and tested in official Orcad (Cadence) owned PSPICE. For the other simulators, it may require translation.

The model covers a wide aspect of the op amp's electrical specifications. Not only does the model cover voltage, current, and resistance of the op amp, but it also covers the temperature and noise effects on the behavior of the op amp. The model has not been verified outside of the specification range listed in the op amp data sheet. The model behaviors under these conditions can not be guaranteed that it will match the actual op amp performance.

Moreover, the model is intended to be an initial design tool. Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

#### 5.2 FilterLab® Software

Microchip's FilterLab<sup>®</sup> software is an innovative software tool that simplifies analog active filter (using op amps) design. Available at no cost from the Microchip web site at <a href="https://www.microchip.com/filterlab">www.microchip.com/filterlab</a>, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

# 5.3 MAPS (Microchip Advanced Part Selector)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at <a href="https://www.microchip.com/maps">www.microchip.com/maps</a>, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data Sheets, purchase, and sampling of Microchip parts.

## 5.4 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help you achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at <a href="https://www.microchip.com/analogtools">www.microchip.com/analogtools</a>.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, P/N SOIC8EV
- 14-Pin SOIC/TSSOP/DIP Evaluation Board, P/N SOIC14EV

#### 5.5 Application Notes

The following Microchip Analog Design Note and Application Notes are available on the Microchip web site at www.microchip. com/appnotes and are recommended as supplemental reference resources.

- ADN003: "Select the Right Operational Amplifier for your Filtering Circuits", DS21821
- AN722: "Operational Amplifier Topologies and DC Specifications", DS00722
- AN723: "Operational Amplifier AC Specifications and Applications", DS00723
- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Op Amp Precision Design: DC Errors", DS01177
- AN1228: "Op Amp Precision Design: Random Noise", DS01228
- AN1332: "Current Sensing Circuit Concepts and Fundamentals", DS01332


These application notes and others are listed in the design guide:


• "Signal Chain Design Guide", DS21825


NOTES:

#### 6.0 PACKAGING INFORMATION

#### 6.1 Package Marking Information








8-Lead SOIC (150 mil) (MCP6071, MCP6072)





8-Lead 2x3 TDFN (MCP6071, MCP6072)



Example:

AHE 044 25

**Legend:** XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.


**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### **Package Marking Information (Continuation)**










#### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits		NOM	MAX			
Number of Pins	N		5				
Lead Pitch	е		0.95 BSC				
Outside Lead Pitch	e1		1.90 BSC				
Overall Height	A	0.90	_	1.45			
Molded Package Thickness	A2	0.89	_	1.30			
Standoff	A1	0.00	_	0.15			
Overall Width	E	2.20	_	3.20			
Molded Package Width	E1	1.30	_	1.80			
Overall Length	D	2.70	_	3.10			
Foot Length	L	0.10	_	0.60			
Footprint	L1	0.35	_	0.80			
Foot Angle	ф	0°	_	30°			
Lead Thickness	С	0.08	_	0.26			
Lead Width	b	0.20	_	0.51			

#### Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

#### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units **MILLIMETERS** Dimension Limits MIN NOM MAX Contact Pitch 0.95 BSC Ε Contact Pad Spacing С 2.80 Contact Pad Width (X5) Χ 0.60 Contact Pad Length (X5) Υ 1.10 Distance Between Pads G 1.70 GX 0.35 Distance Between Pads Overall Width Ζ 3.90

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**te:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	ı	1.75	
Molded Package Thickness	A2	1.25	ı	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	ı	0.50	
Foot Length	L	0.40	ı	1.27	
Footprint	L1	1.04 REF			
Foot Angle	$\varphi$	0°	ı	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	ı	0.51	
Mold Draft Angle Top	α	5°	ı	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MN) - 2x3x0.75mm Body [TDFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129C

#### 8-Lead Plastic Dual Flat, No Lead Package (MN) - 2x3x0.75mm Body [TDFN]

**te:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.20	-	1.60	
Exposed Pad Width	E2	1.20	-	1.60	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	W2			1.46
Optional Center Pad Length	T2			1.36
Contact Pad Spacing	C1		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

#### 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX			
Number of Pins	N		14				
Pitch	е		1.27 BSC				
Overall Height	А	_	_	1.75			
Molded Package Thickness	A2	1.25	_	-			
Standoff §	A1	0.10	_	0.25			
Overall Width	E	6.00 BSC					
Molded Package Width	E1	3.90 BSC					
Overall Length	D	8.65 BSC					
Chamfer (optional)	h	0.25	_	0.50			
Foot Length	L	0.40	_	1.27			
Footprint	L1		1.04 REF				
Foot Angle	ф	0°	_	8°			
Lead Thickness	С	0.17	_	0.25			
Lead Width	b	0.31	_	0.51			
Mold Draft Angle Top	α	5°	_	15°			
Mold Draft Angle Bottom	β	5°	_	15°			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065A

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	14			
Pitch	е	0.65 BSC			
Overall Height	Α	ı	ı	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	1	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

#### 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

#### APPENDIX A: REVISION HISTORY

#### **Revision B (December 2010)**

The following is the list of modifications:

- Added new SOT-23-5 package type for MCP6071 device.
- 2. Corrected Figures 2-13, 2-22, 2-23, 2-24, 2-28, 2-29 and 2-34 in Section 2.0 "Typical Performance Curves".
- 3. Modified Table 3-1 to show the pin column for MCP6071, SOT-23-5 package.
- 4. Updated Section 4.1.2 "Input Voltage Limits".
- 5. Added Section 4.1.3 "Input Current Limits".
- 6. Added new document item in **Section 5.5** "**Application Notes**".
- 7. Updated the Product Identification System page.

#### Revision A (March 2009)

• Original Release of this Document.

NOTES:

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-x</u> / <u>xx</u>	Exa	amples:	
•	 erature Package nge	a) b)	MCP6071T-E/OT: MCP6071-E/SN:	Tape and Reel, 5LD SOT-23 pkg 8LD SOIC pkg
Device:  Temperature Range:	MCP6071: Single Op Amp MCP6071T: Single Op Amp (Tape and Reel) (SOIC, SOT-23 and 2x3 TDFN) MCP6072: Dual Op Amp MCP6072T: Dual Op Amp (Tape and Reel) (SOIC and 2x3 TDFN) MCP6074: Quad Op Amp MCP6074T: Quad Op Amp MCP6074T: Quad Op Amp MCP6074T: Quad Op Amp (Tape and Reel) (SOIC and TSSOP)  E = -40°C to +125°C	c) d) a) b) c)	MCP6071T-E/SN: MCP6071T-E/MNY: MCP6072-E/SN: MCP6072T-E/SN: MCP6072T-E/MNY:	8LD 2x3 TDFN pkg  8LD SOIC pkg Tape and Reel, 8LD SOIC pkg
Package:	MNY* = Plastic Dual Flat, No Lead, (2x3 TDFN) 8-leadd OT = Plastic Small Outline Transistor (SOT-23), 5-lead SL = Plastic SOIC (150 mil Body), 14-lead SN = Plastic SOIC, (150 mil Body), 8-lead ST = Plastic TSSOP (4.4mm Body), 14-lead *Y = Nickel palladium gold manufacturing designator. Only available on the TDFN package.	a) b) c) d)	MCP6074-E/SL: MCP6074T-E/SL: MCP6074-E/ST: MCP6074T-E/ST:	14LD SOIC pkg Tape and Reel, 14LD SOIC pkg 14LD TSSOP pkg Tape and Reel, 14LD TSSOP pkg

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-732-3

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV

ISO/TS 16949:2002



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699

Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040

Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350 **EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340 Spain - Madrid

Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/04/10