4.5 Ω High Bandwidth, Dual SPDT Analog Switch

The NLAS4717EP is an advanced CMOS analog switch fabricated in sub–micron silicon gate CMOS technology. The device is a dual independent Single Pole Double Throw (SPDT) switch featuring low $R_{DS(on)}$ of 4.5 Ω at 3.0 V.

The device also features guaranteed Break-Before-Make (BBM) switching, assuring the switches never short the driver.

The NLAS4717EP is available in two small size packages:

Microbump: 2.0 x 1.5 mm
 WQFN-10: 1.4 x 1.8 mm

Features

- Low R_{DS(on)}: 4.5 Ω @ 3.0 V
- Matching Between the Switches $\pm 0.5 \Omega$
- Wide Voltage Range: 1.8 V to 5.5 V
- High Bandwidth > 90 MHz
- 1.65 V to 5.5 V Operating Range
- Low Threshold Voltages on Pins 4 and 8 (CTRL Pins)
- Ultra-Low Charge Injection ≤ 6.0 pC
- Low Standby Current: $I_{CC} = 1.0 \text{ nA (Max)} @ T_A = 25^{\circ}C$
- *OVT on Pins 4 and 8 (CTRL Logic Pins)
- These are Pb-Free Devices

Typical Applications

- Cell Phones
- PDAs
- MP3s
- Digital Still Cameras
- USB 2.0 Full Speed (USB1.1) 12 Mbps Compliant

Important Information

- ESD Protection:
 - ♦ Human Body Model (HBM) = 2500 V,
 - ◆ Machine Model (MM) = 200 V
- Latchup Max Rating: 200 mA (Per JEDEC EIA/JESD78)
- Pin-to-Pin Compatible with MAX4717

*OVT

• Overvoltage Tolerant (OVT) specific pins operate higher than normal supply voltages, with no damage to the devices or to signal integrity.



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



Microbump-10 CASE 489AA



A = Assembly Location

Y = Year W, WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)





AW = Specific Device Code

M = Date Code■ Pb-Free Device

(Note: Microdot may be in either location)

FUNCTION TABLE

IN_	NO_	NC_
0	OFF	ON
1	ON	OFF

ORDERING INFORMATION

Device	Package	Shipping [†]
NLAS4717EPFCT1G	Microbump-10 (Pb-Free)	3000 / Tape & Reel
NLAS4717EPMTR2G	WQFN-10 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Device Circuit Diagrams and Pin Configurations

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V+	DC Supply Voltage	-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V _{NO} , V _{NC} , or V _{COM}) (Note 1)	$-0.5 \le V_{IS} \le V_{CC} + 0.5$	V
V _{IN}	Digital Select Input Voltage	$-0.5 \le V_{\parallel} \le +7.0$	V
I _{IK}	DC Current, Into or Out of Any Pin (Continuous)	±100	mA
I _{PK}	Peak Current (10% Duty Cycle)	±200	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Max	Unit
V+	DC Supply Voltage	1.8	5.5	V
V _{IN}	Digital Select Input Voltage	GND	5.5	V
V _{IS}	Analog Input Voltage (NC, NO, COM)	GND	V _{CC}	V
T _A	Operating Temperature Range	-40	+85	°C
t _r , t _f	Input Rise or Fall Time, SELECT V_{CC} = 3.3 V ± 0.3 V V_{CC} = 5.0 V ± 0.5 V	0	100 20	ns/V

^{1.} Signal voltage on NC, NO, and COM exceeding VCC or GND are clamped by the internal diodes. Limit forward diode current to maximum current rating.

ANALOG SWITCH DC CHARACTERISTICS

				-40°C to +85°C		
Symbol	Parameter	Condition	V _{CC} (V)	Min	Max	Unit
V _{IH}	Input Logic High Voltage	V _{OUT} = 0.1 V	1.65 to 2.2	V _{CC} x 0.55	_	V
		I _{OUT} ≤ 20 μA	2.7 to 3.6	V _{CC} x 0.5	_	
			4.5 to 5.5	2.0	_	
V _{IL}	Input Logic Low Voltage	V _{OUT} = -V _{CC} - 0.1 V	1.65 to 2.2	-	V _{CC} x 0.2	V
		I _{OUT} ≤ 20 μA	2.7 to 3.6	_	V _{CC} x 0.2	
			4.5 to 5.5	_	0.8	
I _{IN}	Input Leakage Current	V _{IN} = V _{CC} or GND	5.5	-100	+100	nA
V _{CC}	Power Supply Range	All	-	1.65	5.5	V
Icc	Supply Current	V _{IN} = V _{CC} or GND	1.8	_	1.0	μΑ
		$I_{OUT} = 0 \mu A$	3.3	-	1.0	
			5.5	_	1.0	

ANALOG SWITCH CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

				-	40°C to +85°	С	
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Unit
R _{ON}	ON Resistance (Note 2)	$I_{COM} = 10 \text{ mA}$ $V_{IS} = 0 \text{ to } V_{CC}$	3.0	=	3.2	4.5	Ω
			5.0	-	2.1	3.5	
ΔR _{ON}	ON Resistance Match Between Channels (Note 2 and 3)	I _{COM} = 10 mA V _{IS} = 0 to V _{CC}	3.0	-	0.1	0.4	Ω
			5.0	-	0.1	0.4	
R _{FLAT[ON]}	ON Resistance Flatness (Note 4)	$I_{COM} = 10 \text{ mA}$ $V_{IS} = 0 \text{ to } V_{CC}$	3.0	-	1.12	1.5	Ω
			5.0	-	0.55	1.36	
I _{NO_[OFF]} I _{NC_[OFF]}	NO_, NC_ Off-Leakage Current (Note 5)	$V_{COM} = 0.3 \text{ V or } 3.3 \text{ V}$ $V_{NO} \text{ or } V_{NC} = 0.3 \text{ V or } 3.3 \text{ V}$	3.6	-1.0	0.01	+1.0	nA
		V _{COM} = 0 V or 5.0 V V _{NO} or V _{NC} = 0 V or 5.0 V	5.5	-1.0	0.01	+1.0	
I _{COM_[ON]}	COM_ On-Leakage Current (Note 5)	$V_{COM} = 0.3 \text{ V or } 3.3 \text{ V}$ $V_{NO} \text{ or } V_{NC} = 0.3 \text{ V or } 3.3 \text{ V}$	3.6	-2.0	0.01	+2.0	nA
		V _{COM} = 0 V or 5.0 V V _{NO} or V _{NC} = 0 V or 5.0 V	5.5	-2.0	0.01	+2.0	

ANALOG SWITCH AC CHARACTERISTICS

				_	40°C to +85°	С	
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Unit
t _{ON}	Turn-On Time	V_{NC} , $V_{NO} = V_{IH}$ or V_{IL} $R_L = 300 \Omega$, $C_L = 35 pF$ $V_{IN[x]} = V_{IH}$ or V_{IL}	1.8 to 5.5	-	-	30	nS
t _{OFF}	Turn-Off Time	V_{NC} , $V_{NO} = V_{IH}$ or V_{IL} $R_L = 300 \Omega$, $C_L = 35 pF$ $V_{IN[x]} = V_{IH}$ or V_{IL}	1.8 to 5.5	-	-	40	nS
t _{BBM}	Break-Before-Make Time Delay (Note 5)	$V_{NC_{-}}, V_{NO_{-}} = 1.5 \text{ V}$ $R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	-	-	8.0	-	nS
t _{SKEW}	Skew (Note 5)	$R_S = 39 \Omega, C_L = 50 pF$	-	-	0.15	2.0	nS

ANALOG SWITCH APPLICATION CHARACTERISTICS

				-	-40°C to +85°	С	
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Unit
Q	Charge Injection	$V_{IN} = V_{CC}$ to GND $R_{In} = 0 \Omega$, $C_L = 1.0 \text{ nF}$ $Q = C_L - \Delta V_{OUT}$	3.0 5.0		6.0 9.0		pC
VISO	Off-Isolation	$f = 10 \text{ MHz}$ $V_{NO_}, V_{NC_} = 1.0 \text{ Vp-p}$ $R_L = 50 \Omega, C_L = 5.0 \text{ pF}$ $f = 1.0 \text{ MHz}$	1.65 to 5.5		-50 -75		dB
		$V_{NO_{-}}, V_{NC_{-}} = 1.0 \text{ Vp-p}$ $R_{L} = 50 \Omega, C_{L} = 5.0 \text{ pF}$					
VCT	Cross-Talk	$f = 10 \text{ MHz}$ $V_{NO_}, V_{NC_} = 1.0 \text{ Vp-p}$ $R_L = 50 \Omega, C_L = 5.0 \text{ pF}$	1.65 to 5.5		-80		dB
		f = 1.0 MHz $V_{NO_}, V_{NC_} = 1.0 \text{ Vp-p}$ $R_L = 50 \Omega, C_L = 5.0 \text{ pF}$			-110		
BW	On-Channel -3.0 db Bandwidth	Signal = 0 dB $R_L = 50 \Omega$, $C_L = 5.0 pF$	1.8 to 5.0		90		MHz
THD	Total Harmonic Distortion	$V_{COM} = 2.0 \text{ Vp-p},$ RL = 600 Ω , T _A = 25°C	-		0.02		%
C _{NO_[OFF]} C _{NC_[OFF]}	NO_, NC_ OFF-Capacitance	F = 1.0 MHz	_		15		pF
C _{NO_[ON]}	NO_, NC_ ON-Capacitance	F = 1.0 MHz	-		38		pF

R_{ON} characterized for V_{CC} range (1.65 V to 5.5 V).
 ΔR_{ON} = R_{ON}(MAX) – R_{ON}(MIN).
 R_{FLAT[ON]} = R_{ON}(MAX) – R_{ON}(MIN), measured over V_{CC} range.
 Guaranteed by design.




Figure 2. $R_{DS(on)}$ @ V_{CC} = 5.0 V




Figure 3. $R_{DS(on)} @ V_{CC} = 3.0 V$




Figure 4. Delta R_{DS(on)} @ V_{CC} = 5.0 V




Figure 5. Delta R_{DS(on)} @ V_{CC} = 3.0 V




Figure 6. Charge Injection





Figure 7. Total Harmonic Distortion







Figure 8. Frequency Response

Figure 9. Bandwidth and Phase







Figure 10. t_{BBM} (Time Break-Before-Make)







Figure 11. t_{ON}/t_{OFF}







Figure 12. t_{ON}/t_{OFF}



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. $V_{\rm ISO}$, Bandwidth and $V_{\rm ONL}$ are independent of the input signal direction.

$$V_{ISO}$$
 = Off Channel Isolation = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log $\left(\frac{V_{OUT}}{V_{IN}}\right)$ for V_{IN} at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3.0 dB below V_{ONL}

 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω

Figure 13. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V_{ONL}





Figure 14. Charge Injection: (Q)



DOCUMENT NUMBER:	98AON20791D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	WQFN10, 1.4 X 1.8, 0.4P		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

DATE 04 MAY 2004



10 PIN FLIP-CHIP CASE 489AA-01



SCALE 4:1

ISSUE A

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION:
- MILLIMETERS.
 COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS				
DIM	MIN MAX				
Α		0.650			
A1	0.210 0.270				
A2	0.280 0.380				
D	1.965	BSC			
E	1.465	BSC			
ь	0.250	0.350			
e	0.500 BSC				
D1	1.500 BSC				
E1	1.000	BSC			

GENERIC MARKING DIAGRAM*




= Specific Device Code XXXX

YY = Year WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

4 X	├ ── D ──►	AB
○ 0.10 C		T
PIN ONE CORNER	9	↑ E ↓

	Γ,	A 1	
// 0.10 C		\	
ψ A2 ·	¥	Α	
□ 0.075 C	1	↑	C SEATING PLANE



Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON12946D Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. PAGE 1 OF 1 **DESCRIPTION:** 10 PIN FLIP-CHIP

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

