## Energy Efficient, High-Power Off-Line Switcher with Accurate Primary-Side Regulation (PSR)

## Product Highlights

## EcoSmart ${ }^{\text {m" }}$ - Energy Efficient

- Multi-mode control maximizes efficiency over full load range
- No-load consumption below 30 mW at 230 VAC (LNK67xx)
- >75\% efficiency with 1 W input at 230 VAC
- $>50 \%$ efficiency with 0.1 W input at 230 VAC


## High Design Flexibility for Low System Cost

- Dramatically simplifies power supply designs
- Eliminates optocoupler and all secondary control circuitry
- $\pm 5 \%$ or better output voltage tolerance
- 132 kHz operation reduces transformer and power supply size
- Accurate programmable current limit
- Compensation over line limits overload power
- Frequency jittering reduces EMI filter cost
- Fully integrated soft-start for minimum start-up stress
- 725 V MOSFET simplifies meeting derating requirements (LNK677x)
- 650 V MOSFET for lowest system cost (LNK676x/LNK666x)
- Fast transient response family option (LNK666x)


## Extensive Protection Features

- Auto-restart limits power delivery to $3 \%$ during overload faults
- Output short-circuit protection (SCP)
- Output overload/over-current protection (OPP, OCP)
- Optional extended shutdown delay time
- Output overvoltage protection (OVP), auto-restart or latching
- Line brown-in/out protection (line UV)
- Line overvoltage (OV) shutdown extends line surge withstand
- Accurate thermal shutdown (OTP), hysteretic or latching


## Advanced Green Package Options

- eSIP"'-7C package:
- Vertical orientation for minimum PCB footprint
- Simple heat sink mounting using clip or adhesive pad
- eSOP"'-12B package:
- Low profile surface mounted for ultra-slim designs
- Heat transfer to PCB via exposed pad and SOURCE pins
- Supports either wave or IR reflow soldering
- eDIP"'-12B package:
- Low profile through-hole mounted for ultra-slim designs
- Heat transfer to PCB via exposed pad or optional metal heat sink
- Extended creepage to DRAIN pin
- Heat sink is connected to SOURCE for low EMI
- Halogen free and RoHS compliant


## Typical Applications

- LCD Monitor and TV
- Adapter
- Appliances
- Embedded power supplies (DVD, set-top box)
- Industrial


Figure 1. Typical Application Schematic.


Figure 2. Package Options.

| Product ${ }^{4}$ | Heat Sink | 230 VAC $\pm 15 \%$ |  | 85-265 VAC |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Adapter | Open Frame | Adapter | Open Frame |
| LNK6xx3K/V | PCB-W ${ }^{1}$ | 15 W | 25 W | 9 W | 15 W |
| LNK6xx3K | PCB-R ${ }^{2}$ | 21 W | 35 W | 12 W | 21 W |
| LNK6xx3E | Metal | 21 W | 35 W | 13 W | 27 W |
| LNK6xx4K/V | PCB-W ${ }^{1}$ | 16 W | 28 W | 11 W | 20 W |
| LNK6xx4K | PCB-R ${ }^{2}$ | 22 W | 39 W | 15 W | 28 W |
| LNK6xx4E | Metal | 30 W | 47 W | 20 W | 36 W |
| LNK6xx5K/V | PCB-W ${ }^{1}$ | 19 W | 30 W | 13 W | 22 W |
| LNK6xx5K | PCB-R ${ }^{2}$ | 26 W | 42 W | 18 W | 31 W |
| LNK6xx5E | Metal | 40 W | $59^{3} \mathrm{~W}$ | 26 W | 45 W |
| LNK6xx6K/V | PCB-W ${ }^{1}$ | 21 W | 34 W | 15 W | 26 W |
| LNK6xx6K | PCB-R ${ }^{2}$ | 30 W | 48 W | 22 W | 37 W |
| LNK6xx6E | Metal | 60 W | $88^{3} \mathrm{~W}$ | 40 W | $68^{3} \mathrm{~W}$ |
| LNK6xx7K/V | PCB-W ${ }^{1}$ | 25 W | 41 W | 19 W | 30 W |
| LNK6xx7K | PCB-R ${ }^{2}$ | 36 W | 59 W | 27 W | 43 W |
| LNK6xx7E | Metal | $85^{3} \mathrm{~W}$ | $117{ }^{3} \mathrm{~W}$ | 55 W | $90^{3} \mathrm{~W}$ |
| LNK6xx8K/V | PCB-W ${ }^{1}$ | 29 W | 47 W | 21 W | 34 W |
| LNK6xx8K | PCB-R ${ }^{2}$ | 41 W | 68 W | 30 W | 48 W |
| LNK6xx8E | Metal | $98{ }^{3} \mathrm{~W}$ | $135^{3} \mathrm{~W}$ | $63^{3} \mathrm{~W}$ | $104{ }^{3} \mathrm{~W}$ |
| LNK6xx9K/V | PCB-W ${ }^{1}$ | 33 W | 54 W | 25 W | 39 W |
| LNK6xx9K | PCB-R ${ }^{2}$ | 47 W | 77 W | 36 W | 56 W |
| LNK6xx9E | Metal | $111^{3} \mathrm{~W}$ | $153{ }^{3} \mathrm{~W}$ | $72^{3} \mathrm{~W}$ | $118{ }^{3} \mathrm{~W}$ |

Table 1. Output Power Table.
Notes:

1. PCB heat sink with wave soldering.
2. PCB heat sink with IR reflow soldering (exposed pad thermally connected to $P C B$ ).
3. Maximum power specified based on proper thermal dissipation.
4. Packages: E: eSIP-7C, K: eSOP-12B, V: eDIP-12B. See Table 2 for all device options.


Figure 3. Block Diagram.

| LNK | $\underline{6}$ | $\underline{X}$ | $\underline{X}$ | $\underline{X}$ | E/V/K |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Part Number | Series | $\begin{gathered} \mathrm{T}_{\mathrm{MCM}(\mathrm{OFF})}{ }^{2}, 6=0.5 \mathrm{~ms} \\ 7=4.0 \mathrm{~ms} \end{gathered}$ | $\begin{gathered} \mathrm{BV}_{\text {DSs }}{ }^{1}, 6=650 \mathrm{~V} \\ 7=725 \mathrm{~V} \end{gathered}$ | Power | Packages |
| LNK6663E/K/V | 6 | 0.5 ms | 650 V | Device Size | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6664E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6665E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6666E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6667E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6668E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6669E/K/V |  | 0.5 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6763E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6764E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6765E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6766E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6767E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6768E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6769E/K/V |  | 4.0 ms | 650 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6773E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6774E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6775E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6776E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6777E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6778E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |
| LNK6779E/K/V |  | 4.0 ms | 725 V |  | eSIP-7C (E), eSOP-12B (K), eDIP-12B (V) |

Table 2. Device Part Numbers and Options.
Notes:

1. Minimum breakdown voltage at $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\text {MCM(OFF) }}=0.5 \mathrm{~ms}$ for fastest transient response, $\mathrm{T}_{\text {MCM(OFF) }}=4 \mathrm{~ms}$ for $<30 \mathrm{~mW}$ no-load input power.

## Pin Functional Description

## BYPASS (BP) Pin:

An external bypass capacitor is connected to this pin for the internally generated 5.75 V supply. Based on the connected capacitance determined at start-up, it will provide either auto-restart or latching shutdown option dependant on the fault condition. Please see Table 3.

## COMPENSATION (CP) Pin:

This pin is the output of transconductance amplifier. An RC compensation network on this pin provides control loop compensation.

## DRAIN (D) Pin:

This pin is the high-voltage power MOSFET drain connection. It also provides internal operating current for start-up until output is in regulation.

## FEEDBACK (FB) Pin:

The FEEDBACK pin is used to sense output and input voltage by sensing the auxiliary winding voltage. During MOSFET on-time, the current out of the FEEDBACK pin is sensed to detect the line voltage. During the secondary rectifier conduction time, the feedback voltage is proportional to the output voltage via the turn's ratio between the bias and secondary windings.


Figure 4. Pin Configuration.

## PROGRAM (PD) Pin:

This MULTI-FUNCTIONAL pin sets device current limit and optional shutdown delay time extension. During start-up, the internal circuit decodes the current limit based on resistor loaded on the PROGRAM pin. Please see Table 4. It can also be used for optionally extending shutdown delay time by changing the capacitance on the pin. See Figure 6.

## SOURCE (S) Pin:

This pin is the power MOSFET source connection. It is also the ground reference for the BYPASS, FEEDBACK, PROGRAM and COMPENSATION pins.

## Functional Description

A LinkSwitch ${ }^{\text {TM }}$-HP device monolithically integrates a controller and high-voltage power MOSFET into one package. It has a newly developed analogue control scheme, which enables continuous conduction mode (CCM), primary side regulated (PSR) power supplies up to 90 W without the efficiency limitation of DCM or audible noise. It uses an enhanced peak current mode PWM control scheme with multi-mode operation. The multi-mode control engine uses the error amplifier output signal voltage at the COMPENSATION pin to set the operating peak current and switching frequency to maintain the output voltage in regulation as shown in Figure 5. For COMPENSATION pin voltages lower than $\mathrm{V}_{\mathrm{c}(\mathrm{MCM})}$ (typ. 1.25 V ) the device enters multi-cycle modulation (MCM) with a fixed peak current of $25 \%$ of the programmed current limit. Several innovative improvements have been added to the peak current mode control to allow primary side regulated CCM operation with no instability. The device meets less than 30 mW input power with no-load at high-line (LNK67xx families).

It also offers extensive built-in features:

- External current limit selection.
- Optional programmable shutdown delay time extension.
- Optional remote On/Off.
- Optional fast AC reset.
- Primary-side sensed output overvoltage protection (OVP).
- Lost regulation protection during output overload or short-circuit (auto-restart).
- Internal current limit over line compensation for constant overload power over line.
- High-voltage bus overvoltage sense (line OV) for extended line surge withstand.
- High-voltage bus undervoltage sense (line UV) for brown-in/out protection.
- Accurate over-temperature protection (OTP).
- Output OVP/OCP/OTP shutdown type selection (hysteretic/latching).
- Optional external latching shutdown input (current threshold)
- Cycle-by-cycle current limit control.


## Regulator/Shunt Voltage Clamp

The internal 5.75 V regulator charges the bypass capacitor connected to the BYPASS pin to 5.75 V by drawing a current from DRAIN whenever the power MOSFET is off. When the power MOSFET is on, the device operates from the energy stored in the bypass capacitor. In addition, there is a shunt regulator clamping the bypass at 6.4 V when supply current is provided by a bias winding through an external resistor. This makes the device insensitive to bias winding voltage variations.


Figure 5. Compensation Pin Characteristics (Multi-Mode Operation).

## Auto-Restart

In the event of an open-loop fault (no connection between the feedback winding and the feedback divider network or the FEEDBACK pin to the feedback network), the sensed current out of FEEDBACK pin will be zero during MOSFET on-time, the device enters into line brown-out protection (line UV). In the event of output short-circuit or overload condition, the device enters into auto-restart mode. Auto-restart minimizes the power dissipation under fault conditions, the device will turn on and off at duty cycle of typically $3 \%$ as long as the fault condition persists. In auto-restart switching is disabled for

## $\mathrm{t}_{\text {AR(OFF) } 1}$

(typ. 150 ms ) when the FEEDBACK pin voltage has dropped below the auto-restart threshold $\mathrm{V}_{\mathrm{FB}(\mathrm{AR})}$ for the shutdown default delay time $\mathrm{t}_{\text {AR(ON) }}$ (typ. 35 ms ). After this period switching is enabled again with the device entering soft-start (typ. 15 ms ). For the first auto-restart off-period switching is disabled for a reduced time $t_{\text {AR(OFF)2 }}$ (typ. 1500 ms ) to reduce the power supply restart time during line cycling. Optionally the default shutdown delay time can be extended by adding a capacitor to the PROGRAM pin.

## Hysteretic Thermal Shutdown

The thermal shutdown circuitry senses the controller die temperature. The threshold is set at $142{ }^{\circ} \mathrm{C}$ with a $75^{\circ} \mathrm{C}$ hysteresis (both typical). Once the device temperature rises above $142{ }^{\circ} \mathrm{C}$, the power MOSFET is disabled and remains disabled until the die temperature falls by 75 ${ }^{\circ} \mathrm{C}$, at which point the device is re-enabled. The large hysteresis maintain the average temperature below the temperature rating of low cost CEM type PCB material in most cases.

## Safe Operating Area (SOA) Protection

The device features a safe operating area (SOA) protection mode which disables MOSFET switching for 4 consecutive cycles in the event the peak switching current reaches the current limit in less than
time $\mathrm{t}_{\mathrm{ON(SOA)}}$. This prevents excessive drain currents during start-up and output short-circuit conditions by providing additional time for the primary inductance to reset. The SOA protection is disabled when the output voltage is within $7.5 \%$ of regulation voltage.

## Sample and Hold (S/H)

The sample and hold block senses the output voltage at auxiliary winding during secondary rectifier on-time. The FEEDBACK pin voltage is sampled after the turn-off of the internal switch to compensate for diode conduction time differences. Sampling time increases monotonically from $1.2 \mu \mathrm{~s}$ at no or light load to $2.5 \mu \mathrm{~s}$ at full load. Sampled voltage is held until the next clock cycle. The output of S/H is fed to the error amplifier, once in regulation the sampled voltage is 2 V .

## BYPASS (BP) Programming

This feature selects either hysteretic or latching OVP/OCP and OTP protection based on capacitor loading on the BYPASS pin.

The shutdown type is determined at the device power-up as shown in Table 3.

| $\mathbf{C B P}_{\text {BP }}$ | $\mathbf{0 . 4 7} \mathbf{~ m F}$ | $\mathbf{4 . 7} \mathbf{~ m F}$ | $\mathbf{4 7} \mathbf{~ m F}$ |
| :--- | :---: | :---: | :---: |
| OVP | Latching | Auto-Restart | Latching |
| Lost Regulation | Auto-Restart | Auto-Restart | Latching |
| (SC, OC) | Latching | Hysteretic | Latching |
| OTP |  |  |  |

Table 3. Shutdown Type vs. Value of BYPASS Pin Capacitance.

## Current Limit Setting

During power-up the cycle-by-cycle current limit is determined by measuring the resistor value connected to the PROGRAM pin by the measurement is performed by applying 1.25 V (see Figure 10). The current limit can be set between $40 \%$ to $100 \%$ in steps of $10 \%$ as shown in Table 4. After the current limit is set the PROGRAM pin voltage is reduced to $\sim 0$ in order to minimize power dissipation.

| $\mathbf{I}_{\mathbf{P D}}$ | $\mathbf{R}_{\mathbf{P D}}$ | $\mathbf{I}_{\text {LIMIT(NORM) }}$ | $\mathbf{I}_{\mathbf{P D}}$ | $\mathbf{R}_{\mathbf{P D}}$ | $\mathbf{I}_{\text {LIMIT(NORM) }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mu \mathrm{A}$ | $\mathrm{k} \Omega$ | $\%$ | $\mu \mathrm{~A}$ | $\mathrm{k} \Omega$ | $\%$ |
| 10 | 124 | 100 | 54 | 23.2 | 60 |
| 16 | 78.7 | 90 | 83 | 15.0 | 50 |
| 24 | 52.3 | 80 | 125 | 10.0 | 40 |
| 36 | 34.8 | 70 |  |  |  |

Table 4. Current Limit Selection vs. Program Pin Resistor Value.

## Programmable Shutdown Delay

The default auto-restart shutdown delay time $t_{\text {SD(AR) }}$ (typ. 35 ms ) can optionally be extended by connecting a capacitor to the PROGRAM pin. Once a lost regulation fault is detected the PROGRAM pin voltage is cycled 128 times between $\mathrm{V}_{\mathrm{PD}(\mathrm{DL})}$ (typ. 0.5 V ) and $\mathrm{V}_{\mathrm{PD}(\mathrm{DU})}$ (typ. 1.2 V ) as shown in Figure 10. Figure 6 depicts the relationship between extended shutdown delay time, added PROGRAM pin capacitor and current limit programming resistor.

## Remote On/Off and Fast AC Reset

The PROGRAM pin can be used to turn on/off the device remotely. If the voltage on the pin is set to 1.35 V externally, the device stops switching. After releasing the PROGRAM pin the PROGRAM pin device commences switching when the voltage drops below 0.535 V .


Figure 6. Optional Shutdown Time Extension Programming.
The PROGRAM pin can also be used to reset the device latch after a latching OVP or OTP event. If the voltage on the pin is set to 3.4 V externally, the device latch is reset. Once the voltage drops below 0.535 V , device will start switching.


## FEEDBACK Pin Current During MOSFET On-Time

Figure 7. Current Limit Compensation Over Line.

## High-Voltage Bus Sensing

LinkSwitch-HP senses indirectly the HV voltage bus $\mathrm{V}_{\text {BUS }}$ during the power MOSFET on-time by monitoring the current flowing out of the FEEDBACK pin. During the MOSFET on-time the voltage across the auxiliary winding is proportional to the voltage across the input winding. The current flowing through resistor $\mathrm{R}_{\mathrm{FB} 1}$ (see Figure 8 ) is therefore representing $\mathrm{V}_{\text {BUS }}$. Indirect line sensing minimizes power dissipation and is used for line UV or line OV protection and current limit compensation over line.

At power-up the current out of the FEEDBACK pin has to exceed the line undervoltage turn-on threshold (brown-in) current $\mathrm{I}_{\mathrm{FB}(\text { UVREF })}=$ $-250 \mu \mathrm{~A}$ (typ.) before switching is enabled. During normal operation switching is disabled if the FEEDBACK pin current falls below the line undervoltage turn-off threshold (brown-out) current $\mathrm{I}_{\mathrm{FB}(\text { UvofF })}=-100 \mu \mathrm{~A}$ (typ.) for at least 8 consecutive switching cycles. After switching has ended, the device enters auto-restart. The applicable auto-restart off-period $\mathrm{t}_{\text {AR(OFF)1 }}=150 \mathrm{~ms}$ (typ.).


Figure 8. Indirect High-Voltage Bus Sensing.

Switching is also stopped if the FEEDBACK pin current exceeds the line overvoltage threshold current $\mathrm{I}_{\mathrm{FB}(\mathrm{Ov})}=-1.15 \mathrm{~mA}$ (typ.) for at least 2 consecutive switching cycles.

## Current Limit Compensation Over Line

The high-voltage bus is sensed by means of measuring the current out of the FEEDBACK pin during the MOSFET on-time. To limit available overload power over line the set current limit is compensated as shown in Figure 7. The compensation is disabled at peak currents below $50 \%$ of the set current limit, and is re-enabled at $62.5 \%$ of the set current limit.

## Soft-Start

A digital soft-start is implemented to reduce component stress at power supply start-up. The internal reference voltage will ramp up to 2 V during $\mathrm{t}_{\text {sOFT }}(\mathrm{typ} .15 \mathrm{~ms}$ ) at start-up. The loop will typically close (output reaches regulation) during this time to ensure smooth output voltage rise.

## Fault Filter

This is the digital filter to handle all the fault conditions including line overvoltage, line undervoltage, output overvoltage, and output undervoltage, thermal shutdown as well as package level fault (pin open-circuit or pin-to-pin short-circuit).

## Transconductance Amplifier

The controller uses a high gain (typ. 70 dB ) transconductance amplifier to ensure exceptional output regulation.


Figure 9. Line Sensing and Auto-Restart Flow Chart.


Figure 10. PROGRAM (PD) Pin Timing Diagram.

## OSC

This is an adjustable frequency oscillator. Based on error voltage, the frequency will adjust from 32 kHz at light load to 132 kHz at heavy load. The oscillator employes $\pm 5 \mathrm{kHz}$ frequency jitter to reduce EMI levels.

## Current Limit Comparator

This is a high-speed current limit comparator. It compares the current from the power MOSFET to the internal current reference. Once the current reaches the threshold the MOSFET on-cycle is terminated.

## Multi-Cycle Modulation (MCM)

When voltage on COMPENSATION pin reaches $\mathrm{V}_{\mathrm{c}(\mathrm{MCM})}$ (about 1.25 V ) the peak drain current is reduced to $25 \%$ of programmed value and the switching frequency approaches $\mathrm{f}_{\text {MCM }}=32 \mathrm{kHz}$ (typical). During

MCM operation the controller intelligently maintains a relatively high output sampling rate while reducing the average switching frequency to keep the output voltage in regulation. Switching at $25 \%$ of the set current limit reduces the transformer core flux density significantly. This and the intelligent MCM operation reduce audible noise well below acceptable levels. LNK666x has a maximum MCM off-time $\mathrm{T}_{\text {MCM(OFF) }}=$ 0.5 ms (typ.). The high minimum output sampling rate provides excellent transient load response from $0 \%$ to $50 \%$ or $100 \%$ of nominal load while offering typically below 100 mW no-load input power.

LNK67xx has a maximum MCM off-time $\mathrm{T}_{\text {McM(Off) }}=4 \mathrm{~ms}$ (typ.). The lower minimum output sampling rate enables designs below 30 mW no-load input power while providing fair transient load performance for load steps from $0 \%$ to $50 \%$ or $100 \%$ of nominal load.

## Applications Example

## 30 W, 12 V Universal Adapter

The circuit shown in Figure 11 is a high efficiency universal input 30 $\mathrm{W}, 12 \mathrm{~V}$ output adapter using the LNK6766E.

The supply uses primary winding coupled sensing for the following features: output regulation, line undervoltage lockout, input and output OVP. With primary winding sense there is no need for an external secondary referenced error amplifier such as a TL431 and optocoupler. The winding sense of bus voltage also eliminates the need for direct input voltage sensing which requires more components and is more dissipative than winding sense method.

Output regulation is $\pm 5 \%$, active-on efficiency is $86 \%$ and no-load input power is less than 30 mW .

The rectified and filtered input voltage is applied to the primary winding of T 1 . The other side of the primary is driven by the integrated power MOSFET in U1. Diode D1, C3, R2, R3 and VR1 comprise the clamp circuit, limiting the leakage inductance turn-off voltage spike to safe value. Zener diode VR1 also helps to reduce input power consumption during no-load conditions.

Start-up of the power supply is initiated by sensing the forward negative pulse current from feedback winding through R19 into the

FEEDBACK pin. This sensing is accomplished by periodically turning on the power MOSFET to sense input voltage condition with very short low frequency sampling pulses. During the forward pulse sampling time the FEEDBACK pin is held to zero volts by an internal clamp. When negative forward pulse current exceeds $250 \mu \mathrm{~A}$, LinkSwitch-HP for two consecutive switching cycles will initiate start-up with a soft-start sequence that reduces component stress and allows the output to rise in a smooth monotonic manner. The desired input voltage for start-up is determined by the turns ratio of primary winding to feedback winding and the value of R19.

Regulation is accomplished by sampling the feedback winding during flyback period through the resistor divider R19 and R20 through FEEDBACK pin. This sampled voltage is compared to an internal error amplifier threshold of 2 V . The value of R 19 is already determined by the line undervoltage function so the output regulation point is determined by setting the proper value for R20.

The loop compensation is provided by the network from COMPENSATION pin to ground. In the case above, a low frequency to mid frequency gain of 20 dB for the error amplifier is established by R7 and C7. Capacitor C8 functions essentially as a noise filter and is typically 100 pF . There is also an internal 16 kHz filter within the device. It is advised to limit R7 to no greater than $260 \mathrm{k} \Omega$ to avoid stability and noise sensitivity.


Figure 11. Schematic of a Universal Input 30 W, 12 V, 2.5 A Adapter.

The transient load response is dependent on the loop gain and minimum switching frequency. The values of R7 and C7 shown here typically give good transient response for most designs. When the supply is at no-load, the minimum switching frequency at no-load will create a delay to respond to any step load event during the off-time. In the case above, the minimum frequency is 250 Hz so there is a potential 4 ms delay to response. If a faster response is desired from no-load initial condition there is the option to use the LNK666x which has a minimum frequency of 2 kHz . There is a trade-off in using this family as no-load input power will be slightly higher and a smaller pre-load resistor will be required.

In order to have good efficiency, regulation performance and stability, the transformer leakage inductance should be minimized. Low leakage will minimize ringing on the sense winding which can create an error in the feedback sampling. The example above uses split primary winding technique to lower leakage inductance. Leakage inductance should not be greater than $2 \%$ of nominal primary inductance and $1 \%$ is typically the desirable target value.

Resistor R28 serves as a pre-load resistor to minimize output voltage rising in no-load condition. The pre-load resistor should be no smaller than is necessary to maintain output within specification limits to minimize added dissipation. In this example, the added pre-load dissipation is only 4.8 mW .

LinkSwitch-HP provides an internal current source to bias the BYPASS pin which is necessary for start-up. When the supply is operating and in regulation an external bias is provided from the rectified flyback voltage from the bias winding (D2 and C6). Resistor R9 is sourced
from the bias voltage across C6 into the BYPASS pin to provide external bias. The external bias current should set via R9 to be at least $500 \mu \mathrm{~A}$ to guarantee the internal current source of LinkSwitch-HP is turned off as this will allow the supply to operate more efficiently, especially at light load. For best no-load performance the external supply voltage across C6 should be minimized (typically 8-9 V) and the current into the BYPASS pin set by R9 should be as low as possible. Input overvoltage protection is done through sensing the negative forward pulse of feedback winding. When the negative forward voltage is sufficiently high to produce more than 1.15 mA current into the FEEDBACK pin, for 2 consecutive on-cycles the device will stop switching for auto-restart delay period.

Output overvoltage protection is achieved by sensing the flyback pulse through the FEEDBACK pin. When the FEEDBACK pin sees 2.5 V or greater for 16 consecutive cycles, the supply will latch off. If non-latching OVP is desired then changing C5 from $0.47 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ will change fault mode accordingly (see Table 3 for details).

OCP protection is accomplished by sensing when the output drops below 0.925 of nominal regulation value for a duration greater than specified delay time. In the example above, the total delay time is about 50 ms . Capacitor C20 extends the default internal delay time of 35 ms (see Figure 6 for details). The latching shut-off option is used in the design above.

The primary current limit of LinkSwitch-HP can be adjusted by selecting the value for R8 (see Table 4 for details). For this design $60 \%$ of maximum current limit was chosen. A lower current limit setting is typical for an adapter where lower $\mathrm{R}_{\mathrm{DS}(0, \mathrm{~N})}$ is desirable for higher efficiency and also lower thermal rise of LinkSwitch-HP.

## Layout Considerations for eSIP-7C Package

Figure 12 is the layout for a 30 W adapter shown in the schematic Figure 11. An eSIP-7C package is used as indicated by the suffix in LNK6766E which allows the use of a stand-up heat sink. The mounting pin for the heat sink should be electrically isolated. It can be seen that the primary return trace wraps around the LinkSwitch-HP device which acts as a shield around the critical external control related components of LinkSwitch-HP. These components include R7, R8, R19, R20 and C5, C8, C20. Of particular importance is placing the bypass capacitor C5 and COMPENSATION pin noise filter capacitor C8 as close as possible to SOURCE pin with very short trace lengths to COMPENSATION and BYPASS pins as shown. SMD capacitor or electrolytic capacitor can be used for the BYPASS capacitor. Preference will be given to electrolytic capacitor. Using electrolytic capacitor, an additional 100 nF ceramic should be also fitted in the BYPASS pin. The ground trace wrap, tight layout and single point grounding to SOURCE pin of these components avoids having noise related issues during peak loads or during line transient such as surge or ESD events.

Another consideration for ESD and line surge is the primary-side termination of the Y capacitor. The Y capacitor C 18 should be tied to the positive terminal of the bulk capacitor C2 in order to route the potential of high currents away from the more sensitive primary return traces.

Because of the tight layout common to adapter applications, this design uses triple insulated wire and flying leads for output winding termination to avoid secondary arcing to core during ESD events.

The trace connecting the drain to transformer should be very short and the primary clamp circuitry should be grouped together and away from the more sensitive components. The bias winding return and return of bias capacitor C6 should be routed separately to the negative terminal of the input capacitor C2 away from SOURCE pin.

The secondary rectifying loop that includes the secondary winding, the output diode D8, and the first output capacitor C13 should be as tight as possible to minimize adding series inductance which can reduce high load efficiency and degrade the quality of regulation.


Figure 12. Layout for 30 W Adapter using a eSIP-7C Package (View from Bottom Copper Layer).

## Layout Considerations for eDIP-12B and eSOP-12B Package

The schematic extract in Figure 13 is an example of LinkSwitch-HP used in a dual output LCD monitor supply using eDIP-12B or eSOP-12B package. The SOURCE pins of LinkSwitch-HP provide heat sinking through connection to the source copper pad of PCB. This technique is adequate for device dissipation up to $0.85 \mathrm{~W}(1 / 2$ square inch of copper area required). Exposed metal tab on the top side of eDIP-12B or bottom side of eSOP-12B package can be also used as heat sink. The layout guidelines described for eSIP-7C are the same for eDIP-12B and eSOP-12B with an added consideration about sensitive component layout. The return referenced components $\mathrm{C} 4, \mathrm{C} 5, \mathrm{C} 7, \mathrm{C} 8, \mathrm{C} 16, \mathrm{R} 6, \mathrm{R} 7$, R9 must be placed directly under the LinkSwitch-HP eDIP-12B package as shown in Figure 14 or around the LinkSwitch-HP eSOP-12B package as show in Figure 15. This requires that these components be SMD type as this allows an ideal noise-immune layout. SMD capacitor or electrolytic capacitor can be used for the BYPASS capacitor. Preference will be given to electrolytic capacitor. Using electrolytic capacitor, an additional 100 nF ceramic should be also fitted in the BYPASS pin.

Though electrolytic capacitors can be used, often surface mount multi-layer ceramic capacitors are preferred for use on double sided boards as they enable placement of capacitors close to the IC. Their small size also makes it ideal for compact power supplies. At least 10 V , 0805 or larger size rated X5R or X7R dielectric capacitors are recommended to ensure that minimum capacitance requirements are met. The ceramic capacitor type designations, such as X7R, X5R from different manufacturers or different product families do not have the same voltage coefficients. It is recommended that capacitor data sheets be reviewed to ensure that the selected capacitor will not have more than $20 \%$ drop in capacitance at 5 V . Do not use Y5U or Z5U / 0603 rated MLCC due to this type of SMD ceramic capacitor has very poor voltage and temperature coefficient characteristics.

## Output Power Table Assumptions

- 12 V output.
- Schottky rectification.
- $82 \%$ efficiency.
- $\mathrm{V}_{\mathrm{OR}}=135 \mathrm{~V}$.
- $\mathrm{K}_{\mathrm{p}}=0.4$ for $85-265 \mathrm{VAC}$ input and $\mathrm{K}_{\mathrm{p}}=0.6$ for 195-265 VAC input.
- $\mathrm{V}_{\text {MIN }}=100 \mathrm{~V}$ for 85-265 VAC input and $\mathrm{V}_{\text {MIN }}=250 \mathrm{~V}$ for 195-265 VAC input.
- 0.85 W device dissipation for open frame designs with PCB heat sink.


## Quick Design Checklist

All LinkSwitch-HP designs should be verified on the bench particularly for specified worst-case stress conditions. The following set of tests are strongly recommended:
A. Maximum drain voltage - Verify that VDS does not exceed 675 V for LNK677X series and 600 V for LNK6X6X series. This gives a 50 V margin for design variations.
B. Maximum drain current - Under all conditions, the maximum Drain current should be below the specified absolute maximum ratings.
C. Thermal check - At rated maximum output power, minimum input voltage and maximum ambient temperature, verify that the maximum allowed temperature is not exceeded for any component in the design. Of particular importance is checking the temperature rise of the major power conversion components such as transformer, output diodes, input bridge, primary clamp circuit and LinkSwitch-HP. Under the stated conditions above, LinkSwitch-HP tab temperature should not exceed $110^{\circ} \mathrm{C}$.


Figure 13. 17 W LCD Monitor Supply ( $+18 \mathrm{~V},+5 \mathrm{~V}$ ).


Figure 14. Layout for LCD Monitor Supply using eDIP-12B Package.


Figure 15. Layout for LCD Monitor Supply using eSOP-12B Package.


Notes:

1. Peak DRAIN current is allowed while the DRAIN voltage is simultaneously less than 400 V .
2. -1 V for current pulses $\leq 5 \mathrm{~mA}$ out of the pin and a duration of $\leq 500 \mathrm{~ns}$.
3. Maximum ratings specified may be applied one at a time without causing permanent damage to the product. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect product reliability.
4. Normally limited by internal circuitry.

## Thermal Resistance



## Notes:

1. Free standing with no heat sink.
2. Measured at the back surface of tab.
3. Soldered (including exposed pad for K package) to typical application PCB with a heat sinking area of 0.36 sq . in. ( $232 \mathrm{~mm}^{2}$ ), 2 oz . $\left(610 \mathrm{~g} / \mathrm{m}^{2}\right.$ ) copper clad.
4. Soldered (including exposed pad for K package) to typical application PCB with a heat sinking area of 1 sq . in. ( $645 \mathrm{~mm}^{2}$ ), 2 oz. ( $610 \mathrm{~g} / \mathrm{m}^{2}$ ) copper clad.

| Parameter | Symbol | Conditions <br> SOURCE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40$ to $125^{\circ} \mathrm{C}$ (Unless Otherwise Specified) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Functions |  |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{f}_{\text {osc }}$ | Average value, $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$, |  | 120 | 132 | 136 | kHz |
| Switching Frequency Temperature Variation | $\Delta \mathrm{f}_{\text {osc }}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{3} \leq+100^{\circ} \mathrm{C}$, See Note A |  |  |  | $\pm 10$ | \% |
| Frequency Jitter Deviation | $\Delta \mathrm{f}$ | $\mathrm{f}_{\text {osc }}=128 \mathrm{kHz}$ |  |  | $\pm 5$ |  | kHz |
| Frequency Jitter Modulation Rate | $\mathrm{f}_{\mathrm{M}}$ |  |  |  | 250 |  | Hz |
| Maximum Duty Cycle | $\mathrm{DC}_{\text {MAX }}$ | $\begin{aligned} & V_{\text {FB }}<V_{\text {FB(REF) }} \\ & V_{\text {FB(REF) }}=2 \end{aligned}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ | 62 | 64 | 66 | \% |
| Maximum Duty Cycle Temperature Variation | $\Delta \mathrm{DC}_{\text {Max }}$ |  | See Note A $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+100^{\circ} \mathrm{C}$ |  |  | $\pm 2 \%$ | \% |
| Minimum Peak Current to Set Current Limit Ratio | $\mathrm{k}_{\text {p }}$ | $\begin{gathered} \mathrm{T}_{\mathrm{s}}=+25^{\circ} \mathrm{C} \\ \mathrm{di} / \mathrm{dt}_{(\text {KRS) }}=\mathrm{di}_{\mathrm{d}} / \mathrm{dt}_{(\text {(ILIMIT) })} \end{gathered}$ |  | 22.5 | 25 |  | \% |
| Multi-Cycle Modulation Switching Frequency | $\mathrm{f}_{\text {MCM }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 25 | 32 |  | kHz |
| Multi-Cycle Modulation Max Off-Time | $\mathrm{T}_{\text {MCM(OFF) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ | LNK666x |  | 0.5 |  | ms |
|  |  |  | LNK67xx |  | 4 |  |  |
| Soft-Start Time | $\mathrm{t}_{\text {Soft }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 15 |  | ms |
| Auto-Restart ShutDown Default Delay | $\mathrm{t}_{\text {S(AR) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 35 |  | ms |
| Auto-Restart | $\mathrm{t}_{\text {AR(ON) }}$ | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \mathrm{t}_{\text {SOFT }}+\mathrm{t}_{\text {SD(AR) }}$ |  |  | 50 |  |  |
|  | $\mathrm{T}_{\text {AR(OFF) } 1}$ | First switch off-period |  |  | 150 |  | ms |
|  | $\mathrm{T}_{\text {AR(OFF)2 }}$ | Subsequent switch off-periods |  |  | 1500 |  |  |


| Parameter | Symbol | Conditions <br> SOURCE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40$ to $125^{\circ} \mathrm{C}$ <br> (Unless Otherwise Specified) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Functions (cont.) |  |  |  |  |  |  |  |
| Transconductance Amplifier Gain | $\mathrm{g}_{\text {M }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 95 | 115 | 125 | $\mu \mathrm{A} / \mathrm{V}$ |
| Transconductance Amplifier Gain Temperature Variation | $\Delta g_{M}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+100^{\circ} \mathrm{C} \\ \text { See Note A } \end{gathered}$ |  |  |  | $\pm 20$ | \% |
| Transconductance Amplifier Max Output Current | $\mathrm{I}_{\text {GM }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 10.0 | 12.5 | 15.0 | $\mu \mathrm{A}$ |
| COMPENSATION Pin Input Impedance | $\mathrm{Z}_{\text {cP }}$ | See Note A |  | 30 |  |  | $\mathrm{M} \Omega$ |
| Bypass (BP) Input |  |  |  |  |  |  |  |
| OVP/UVP/OTP <br> Programming Capacitor Value | $\mathrm{C}_{\text {BP }}$ | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ <br> See Table 3 for programming |  | Typ $\times 0.7$ | 0.47 | Typ $\times 1.3$ | $\mu \mathrm{F}$ |
|  |  |  |  | 4.7 |  |  |
|  |  |  |  | 47 |  |  |
| BYPASS Pin Voltage | $V_{\text {BP }}$ |  |  |  | 5.46 | 5.75 | 6.04 | V |
| BYPASS Pin <br> Voltage Hysteresis | $\mathrm{V}_{\text {BPH }}$ |  |  |  | 0.85 | 0.95 | 1.1 | V |
| BYPASS Pin Charge Current | $\mathrm{I}_{\mathrm{CH} 1}$ | $\begin{gathered} \mathrm{V}_{\mathrm{BP}}=0 \mathrm{~V} \\ \mathrm{~T}_{3}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DS}} \geq 50 \mathrm{~V} \end{gathered}$ | LNK6xx3 | -6.8 | -4.8 | -2.0 | mA |
|  |  |  | LNK6xx4-5 | -9.2 | -6.6 | -2.8 |  |
|  |  |  | LNK6xx6-8 | -12.0 | -8.3 | -4.3 |  |
|  |  |  | LNK6xx9 | -14.3 | -10.1 | -4.2 |  |
|  | $\mathrm{I}_{\mathrm{CH} 2}$ | $\begin{gathered} \mathrm{V}_{\mathrm{BP}}=5 \mathrm{~V} \\ \mathrm{~T}_{3}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{DS}} \geq 50 \mathrm{~V} \end{gathered}$ | LNK6xx3 | -4.7 | -2.7 | -1.5 | mA |
|  |  |  | LNK6xx4-5 | -7.0 | -4.0 | -2.2 |  |
|  |  |  | LNK6xx6-8 | -8.8 | -5.2 | -2.9 |  |
|  |  |  | LNK6xx9 | -11.5 | -6.6 | -3.7 |  |
| BYPASS Pin Shutdown Threshold Current | $\mathrm{I}_{\text {BPSD }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 5.7 | 8.2 | 10.7 | mA |
| BYPASS Pin Shutdown Delay |  | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 8 |  | Switching Cycles |
| BYPASS Pin Source Current | $\mathrm{I}_{\text {BPSC }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{BP}}=6 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{J}}^{=}+25^{\circ} \mathrm{C} \end{gathered}$ |  |  |  | -0.5 | mA |
| BYPASS Pin Charge Current Temperature Variation | $\Delta \mathrm{I}_{\text {BPSC }}$ | See Note A |  |  | 0.5 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| BYPASS Pin Shunt Voltage | $\mathrm{V}_{\text {BP(SHUNT) }}$ | $\mathrm{I}_{\mathrm{BP}}=2 \mathrm{~mA}$ |  | 6.1 | 6.4 | 6.7 | V |
| BYPASS Pin Supply Current | $\mathrm{I}_{\text {BPS } 1}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$, See Note B |  |  |  | 525 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {BPS2 }}$ | MOSFET switching at $\mathrm{f}_{\mathrm{osc}}$ | LNKxxx3 |  | 0.9 | 1.2 | mA |
|  |  |  | LNKxxx4 |  | 1.0 | 1.3 |  |
|  |  |  | LNKxxx5 |  | 1.1 | 1.4 |  |
|  |  |  | LNKxxx6 |  | 1.3 | 1.6 |  |


| Parameter | Symbol | Conditions <br> SOURCE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40$ to $125^{\circ} \mathrm{C}$ <br> (Unless Otherwise Specified) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bypass (BP) Input (cont.) |  |  |  |  |  |  |  |
| BYPASS Pin Supply Current | $\mathrm{I}_{\text {BPS2 }}$ | MOSFET switching at $\mathrm{f}_{\text {osc }}$ | LNKxxx7 |  | 1.4 | 1.7 | mA |
|  |  |  | LNKxxx8 |  | 1.55 | 1.85 |  |
|  |  |  | LNKxxx9 |  | 1.65 | 1.95 |  |
| Voltage Sense (FB) Input |  |  |  |  |  |  |  |
| FEEDBACK Pin Reference Voltage | $\mathrm{V}_{\text {FBth }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.974 | 2.000 | 2.026 | V |
| FEEDBACK Pin Reference Voltage Temperature Variation | $\Delta V_{\text {FB(th) }}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{3} \leq+100^{\circ} \mathrm{C}$ <br> See Note A |  |  | -0.01 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| Line Undervoltage Turn-On Threshold Current | $\mathrm{I}_{\text {fb(U,REF) }}$ | $\mathrm{T}_{\text {ON }}=220 \mathrm{~ns}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | -250 |  | $\mu \mathrm{A}$ |
| FEEDBACK Pin Bus Voltage Reference Current Temperature Variation | $\Delta \mathrm{I}_{\text {FB(REF) }}$ | $\begin{gathered} \mathrm{T}_{\text {ON }}=220 \mathrm{~ns}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+100^{\circ} \mathrm{C} \\ \text { See Note } \mathrm{A} \end{gathered}$ |  |  |  | $\pm 10$ | \% |
| Line Undervoltage Turn-Off Threshold Current | $\mathrm{I}_{\text {FB(UVOFF) }}$ | $\begin{gathered} \mathrm{T}_{\mathrm{ON}}=220 \mathrm{~ns}, \\ \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ |  | -115 | -100 | -85 | $\mu \mathrm{A}$ |
| Line Undervoltage Turn-Off Delay |  | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  |  | 8 |  | Switching Cycles |
| Line Overvoltage Turn-Off Threshold Current | $\mathrm{I}_{\text {FB(OV) }}$ | $\mathrm{T}_{\text {ON }}=220 \mathrm{~ns}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  | -1200 | -1150 | -1100 | $\mu \mathrm{A}$ |
| Line Overvoltage Turn-Off Delay |  | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 2 |  | Switching Cycles |
| Output Overvoltage Detection Threshold Voltage | $\mathrm{V}_{\text {FB(OVP) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 2.375 | 2.5 | 2.625 | V |
| Output Overvoltage Detection Delay |  | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 16 |  | Switching Cycles |
| FEEDBACK Pin Auto-Restart Threshold Voltage | $V_{\text {fB(AR) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.794 | 1.85 | 1.906 | V |
| Current Limit Reduction Onset Threshold Current | $\mathrm{I}_{\text {FB(LIM) }}$ | $\mathrm{T}_{\text {ON }}=220 \mathrm{~ns}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | -210 |  | $\mu \mathrm{A}$ |
| Current Limit Reduction Slope | $\mathrm{I}_{\text {LIIM(LINE) }}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+100^{\circ} \mathrm{C}$ | $-463 \mu \mathrm{~A}<\mathrm{I}_{\text {FB }} \leq \mathrm{I}_{\text {Fg(LIM) }}$ |  | -0.032 |  | \%/ $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{I}_{\text {FB }}<-463 \mu \mathrm{~A}$ |  | -0.008 |  |  |
| FEEDBACK Pin Sampling Delay Time | $\mathrm{T}_{\text {SAMP1 }}$ | $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+100^{\circ} \mathrm{C}$ | $\mathrm{I}_{\text {PK }}=\mathrm{I}_{\text {SET }}$ |  | 2.5 | 2.65 | $\mu \mathrm{S}$ |
|  | $\mathrm{T}_{\text {SAMP2 }}$ |  | $\mathrm{I}_{\mathrm{PK}}=0.25 \times \mathrm{I}_{\text {SET }}$ |  | 1.2 | 1.3 |  |
| Missing Feedback Voltage Protection Sense Delay Time | $\mathrm{T}_{\text {MFVP }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 0.8 |  | $\mu \mathrm{S}$ |


| Parameter | Symbol | Conditions <br> SOURCE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40$ to $125^{\circ} \mathrm{C}$ <br> (Unless Otherwise Specified) |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Sense (FB) Input (cont.) |  |  |  |  |  |  |  |
| Missing Feedback Voltage Protection Delay |  |  |  |  | 4 |  | Switching Cycles |
| Multi-Function (PD) Input |  |  |  |  |  |  |  |
| PROGRAM/DELAY <br> Pin Voltage | $\mathrm{V}_{\text {PD }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.20 | 1.25 | 1.30 | V |
| PROGRAM/DELAY <br> Pin Time Lower Voltage Threshold | $\mathrm{V}_{\text {P(OL) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 0.50 | 0.535 | 0.57 | V |
| PROGRAM/DELAY <br> Pin Time Upper <br> Voltage Threshold | $\mathrm{V}_{\text {PD(OU) }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.20 | 1.25 | 1.30 | V |
| Fast AC Reset Threshold | $\mathrm{V}_{\text {PDTHACR }}$ |  |  | 3.06 | 3.4 | 3.74 | V |
| Remote On/Off Threshold | $\mathrm{V}_{\text {PDTHRM }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ | Threshold | 1.25 | 1.35 | 1.45 | V |
|  |  |  | Hysteresis |  | 0.8 |  |  |
| Remote On/Off Delay |  | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 8 |  | Switching Cycles |
| Circuit Protection |  |  |  |  |  |  |  |
| Self-Protection Current Limit | $\mathrm{I}_{\text {Limit }}$ | LNK6xx3 | $\begin{aligned} \mathrm{di} / \mathrm{dt} & =180 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{j}} & =+25^{\circ} \mathrm{C} \end{aligned}$ | 0.716 | 0.77 | 0.824 | A |
|  |  | LNK6xx4 | $\begin{gathered} \mathrm{di} / \mathrm{dt}=245 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ | 0.967 | 1.04 | 1.113 |  |
|  |  | LNK6xx5 | $\begin{aligned} \mathrm{di} / \mathrm{dt} & =305 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{J}} & =+25^{\circ} \mathrm{C} \end{aligned}$ | 1.209 | 1.30 | 1.391 |  |
|  |  | LNK6xx6 | $\begin{aligned} \mathrm{di} / \mathrm{dt} & =460 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{J}} & =+25^{\circ} \mathrm{C} \end{aligned}$ | 1.814 | 1.95 | 2.087 |  |
|  |  | LNK6xx7 | $\begin{gathered} \mathrm{di} / \mathrm{dt}=610 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{j}}=+25^{\circ} \mathrm{C} \end{gathered}$ | 2.418 | 2.60 | 2.782 |  |
|  |  | LNK6xx8 | $\begin{gathered} \mathrm{di} / \mathrm{dt}=705 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ | 2.790 | 3.00 | 3.210 |  |
|  |  | LNK6xx9 | $\begin{gathered} \mathrm{di} / \mathrm{dt}=800 \mathrm{~mA} / \mu \mathrm{s} \\ \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ | 3.162 | 3.40 | 3.638 |  |
| Programmed Current Limit Variation | $\Delta \mathrm{I}_{\text {LIMIT }}$ | See Table 3 for programming $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq+100^{\circ} \mathrm{C}$, See Note A |  |  |  | $\pm 7$ | \% |
| Operational Peak Current Variation | $\Delta \mathrm{I}_{\text {PK(OP) }}$ | $\begin{gathered} \mathrm{I}_{\text {PK(OP) }}=25-100 \% \times \mathrm{I}_{\text {LIMITT' }} \\ 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+100^{\circ} \mathrm{C} \text {, See Note } \mathrm{A} \end{gathered}$ |  |  |  | $\pm 7$ | \% |
| Thermal Shutdown Temperature | $\mathrm{T}_{\text {SD }}$ |  |  | 135 | 142 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | $\mathrm{T}_{\text {SDH }}$ | $\mathrm{C}_{\mathrm{BP}}=0.47 \mu \mathrm{~F}$ or $\mathrm{C}_{\mathrm{BP}}=4.7 \mu \mathrm{~F}$ |  |  | 75 |  | ${ }^{\circ} \mathrm{C}$ |
| Leading Edge Blanking Time | $\mathrm{t}_{\text {Leb }}$ | $\begin{aligned} & \mathrm{T}_{3}=+25^{\circ} \mathrm{C} \\ & \text { See Note } \mathrm{A} \end{aligned}$ |  | 175 | 220 |  | ns |
| Current Limit Delay Time | $\mathrm{t}_{\text {ILD }}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  |  | 100 |  | ns |


| Parameter | Symbol | $\begin{aligned} & \text { Conditions } \\ & \text { SOURCE }=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=-40 \text { to } 125^{\circ} \mathrm{C} \\ & \text { (Unless Otherwise Specified) } \end{aligned}$ |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Circuit Protection (cont.) |  |  |  |  |  |  |  |
| Minimum Switch ON-Time | $\mathrm{T}_{\text {on(min) }}$ | $\begin{gathered} \mathrm{t}_{\text {LEB(MAXX }}+\mathrm{t}_{\text {ILD(MAX })} \\ \mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ |  | 325 | 400 | 500 | ns |
| Output |  |  |  |  |  |  |  |
| ON-State Resistance | $\mathrm{R}_{\text {DS(ON) }}$ | $\begin{gathered} \text { LNK6xx3 } \\ \mathrm{I}_{\mathrm{D}}=100 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 6.9 | 7.97 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100^{\circ} \mathrm{C}$ |  | 10.5 | 12.08 |  |
|  |  | $\begin{gathered} \text { LNK6xx4 } \\ \mathrm{I}_{\mathrm{D}}=150 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 4.6 | 5.30 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100^{\circ} \mathrm{C}$ |  | 7.0 | 8.09 |  |
|  |  | $\begin{gathered} \text { LNK6xx5 } \\ \mathrm{I}_{\mathrm{D}}=200 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 3.5 | 4.03 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100^{\circ} \mathrm{C}$ |  | 5.4 | 6.21 |  |
|  |  | $\begin{gathered} \text { LNK6xx6 } \\ \mathrm{I}_{\mathrm{D}}=300 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 2.3 | 2.65 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100^{\circ} \mathrm{C}$ |  | 3.6 | 4.14 |  |
|  |  | $\begin{gathered} \text { LNK6xx7 } \\ \mathrm{I}_{\mathrm{D}}=400 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.8 | 2.07 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100{ }^{\circ} \mathrm{C}$ |  | 2.7 | 3.11 |  |
|  |  | $\begin{gathered} \text { LNK6xx8 } \\ \mathrm{I}_{\mathrm{D}}=500 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{j}}=+25^{\circ} \mathrm{C}$ |  | 1.5 | 1.95 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100{ }^{\circ} \mathrm{C}$ |  | 2.3 | 2.90 |  |
|  |  | $\begin{gathered} \text { LNK6xx9 } \\ \mathrm{I}_{\mathrm{D}}=600 \mathrm{~mA} \end{gathered}$ | $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  | 1.3 | 1.70 |  |
|  |  |  | $\mathrm{T}_{\mathrm{j}}=+100{ }^{\circ} \mathrm{C}$ |  | 2.0 | 2.60 |  |
| OFF-State Drain Leakage Current | $\mathrm{I}_{\text {DSS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PD}}= \\ & \text { Floating } \end{aligned}$ | $\mathrm{V}_{\mathrm{DS}}=560 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  |  | 470 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DS}}=325 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=100^{\circ} \mathrm{C}$ |  |  | 10 |  |
| Breakdown Voltage | $B V_{\text {DSs }}$ | $\begin{gathered} \text { LNK677x, } \mathrm{V}_{\mathrm{PD}}=\text { Floating, } \\ \mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \end{gathered}$ |  | 725 |  |  | V |
|  |  | LNK666x | $\begin{aligned} & \mathrm{K} 676 \mathrm{x}, \mathrm{~V}_{\mathrm{PD}}=\text { Floating, } \\ & =+25^{\circ} \mathrm{C} \end{aligned}$ | 650 |  |  |  |
| DRAIN Supply Voltage |  |  |  | 50 |  |  | V |
| Rise Time | $\mathrm{t}_{\mathrm{R}}$ | Measured in a typical flyback Converter application |  |  | 100 |  | ns |
| Fall Time | $\mathrm{T}_{\mathrm{F}}$ |  |  |  | 50 |  |  |

NOTES:
A. Parameter not tested over specified temperature range. Guaranteed by design and characterization.
B. Average device switching frequency below 1 kHz .


Figure 16. Duty Cycle Measurement.

Typical Performance Characteristics


Figure 17. Breakdown vs. Temperature.


Figure 19. Output Characteristic.


Figure 21. Drain Capacitance Power.


Figure 18. Standard Current Limit vs. Temperature.


Figure 20. $\mathrm{C}_{\text {oss }}$ vs. Drain Voltage.


Figure 22. Frequency vs. Temperature.

## Typical Performance Characteristics



Figure 23. Overvoltage Threshold vs. Temperature.


Figure 25. Undervoltage Threshold vs. Temperature.


Figure 27. Maximum Allowable Drain Current vs. Drain Voltage (LNK6773-6779).


Figure 24. Undervoltage Threshold vs. Temperature.


Figure 26. Undervoltage Threshold vs. Temperature.


Figure 28. Maximum Allowable Drain Current vs. Drain Voltage (LNK6763-6769/LNK6663-6669).

## eSIP-7C (E Package)


3. Dimensions noted are inclusive of plating thickness.
4. Does not include inter-lead flash or protrusions.
5. Controlling dimensions in inches (mm).

## eSOP-12B (K Package)



Notes:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions noted are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body. Maximum mold protrusion is 0.007 [0.18] per side.
3. Dimensions noted are inclusive of plating thickness.
4. Does not include interlead flash or protrusions.
5. Controlling dimensions in inches [mm].
6. Datums A and B to be determined at Datum H.
A. Exposed pad is nominally located at the centerline of Datums A and B. "Max" dimensions noted include both size and positional tolerances.

## eDIP-12B (V Package)



## LinkSwitch-HP

| Revision | Notes | Date |
| :---: | :--- | :---: |
| A | Initial Release. | $08 / 12$ |
| A | Updated Table 2. | $08 / 23 / 12$ |
| A | Updated page 5. | $10 / 24 / 12$ |
| B | Formatting changes. $\mathrm{K}_{\text {PS }}$ Min value updated. | $12 / 04 / 12$ |
| B | Fixed Table references. | $02 / 26 / 13$ |
| C | Released K package parts. Updated $\Delta \mathrm{V}_{\text {FB(th) }}$ Typ value on page 14. | $03 / 14$ |
| D | Added part size 8 and 9. | $08 / 14$ |
| E | Updated with new logo Brand Style. | $06 / 15$ |
| F | Added Min and Max values for $\mathrm{C}_{\text {BP }}$ | $02 / 21$ |
| G | Updated Layout Considerations section, pages 10 and 12 updated Figures 14 and 15. | $11 / 22$ |

## Part Ordering Information



## For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

## Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at www.power.com/ip.htm.

## Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:
A. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
B. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

## Power Integrations Worldwide Sales Support Locations

## World Headquarters

5245 Hellyer Avenue
San Jose, CA 95138, USA
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

## China (Shanghai)

Rm 2410, Charity Plaza, No. 88
North Caoxi Road
Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail: chinasales@power.com

## China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057
Phone: +86-755-8672-8689
e-mail: chinasales@power.com

## Germany

(AC-DC/LED/Motor Control Sales)
Einsteinring 24
85609 Dornach/Aschheim Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com
Germany (Gate Driver Sales) HellwegForum 3
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@power.com

## India

\#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

## Italy

Via Milanese 20, 3rd. FI.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

## Japan

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi,
Kanagawa 222-0033 Japan
Phone: +81-45-471-1021
e-mail: japansales@power.com

## Korea

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

## Singapore

51 Newton Road
\#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
e-mail: singaporesales@power.com

## Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu District
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com
UK
Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com

