

# 25AA640A/25LC640A

## 64K SPI Bus Serial EEPROM

#### **Device Selection Table**

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25AA640A	1.8V-5.5V	32 Bytes	I, E	MF, MS, P, SN, MNY, ST
25LC640A	2.5V-5.5V	32 Bytes	I, E	MF, MS, P, SN, MNY, ST

#### **Features**

- · Maximum Clock 10 MHz
- Low-Power CMOS Technology:
  - Maximum Write current: 5 mA at 5.5V, 10 MHz
  - Read current: 5 mA at 5.5V, 10 MHz
  - Standby current: 1 µA at 5.5V
- 8192 x 8-Bit Organization
- · 32-Byte Page
- Self-Timed Erase and Write Cycles (5 ms maximum)
- · Block Write Protection:
  - Protect none, 1/4, 1/2 or all of array
- · Built-In Write Protection:
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- · Sequential Read
- · High Reliability:
  - Endurance: 1,000,000 erase/write cycles
  - Data retention: > 200 years
  - ESD protection: > 4000V
- · RoHS Compliant
- · Temperature Ranges Supported:
  - Industrial (I): -40°C to +85°C - Extended (E): -40°C to +125°C
- · Automotive AEC-Q100 Qualified

#### **Description**

The Microchip Technology Inc. 25AA640A/25LC640A (25XX640A<sup>(1)</sup>) are 64-Kbit Serial Electrically Erasable PROMs. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select  $\overline{\text{(CS)}}$  input.


Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

**Note 1:** 25XX640A is used in this document as a generic part number for the 25AA640A and 25LC640A devices.

## **Packages**

- · 8-Lead DFN
- 8-Lead MSOP
- 8-Lead PDIP
- 8-Lead SOIC
- 8-Lead TDFN
- · 8-Lead TSSOP

## Package Types (not to scale)



## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings(†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.6V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature under bias	40°C to +125°C
ESD protection on all pins	4 kV

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

### TABLE 1-1: DC CHARACTERISTICS

DC CHA	ARACTERI	STICS	Industrial (I): Ta = -40°C to +85°C				
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions	
D001	VIH1	High-Level Input Voltage	0.7 Vcc	Vcc +1	V		
D002	VIL1	Low-Level	-0.3	0.3 Vcc	V	Vcc ≥ 2.7V	
D003	VIL2	Input Voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V	
D004	Vol	Low-Level	_	0.4	V	IOL = 2.1 mA	
D005	Vol	OutputVoltage	_	0.2	V	IOL = 1.0 mA, VCC < 2.5V	
D006	Vон	High-Level Output Voltage	Vcc -0.5	_	V	Іон = -400 μΑ	
D007	ILI	Input Leakage Current	_	±1	μA	CS = Vcc, Vin = Vss or Vcc	
D008	ILO	Output Leakage Current	_	±1	μA	CS = Vcc, Vout = Vss or Vcc	
D009	CINT	Internal Capacitance (all inputs and outputs)	_	7	pF	TA = +25°C, CLK = 1.0 MHz, VCC = 5.0V (Note 1)	
D010	5		_	5	mA	VCC = 5.5V; FCLK = 10.0 MHz; SO = Open	
D010	ICC Read	C Read Operating Current		2.5	mA	VCC = 2.5V; FCLK = 5.0 MHz; SO = Open	
D011	Icc Write		_	5	mA	Vcc = 5.5V	
ווטטו	icc write			3	mA	Vcc = 2.5V	
D012	Iccs			5	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +125°C	
D012	1005	Standby Current	_	1	μA	CS = Vcc = 5.5V, Inputs tied to Vcc or Vss, +85°C	

Note 1: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Industrial (I): TA = -40°C to +85°C				
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Test Conditions	
			_	10	MHz	4.5V ≤ Vcc ≤ 5.5V	
1	FCLK	Clock Frequency	_	5	MHz	$2.5V \leq Vcc < 4.5V$	
			_	3	MHz	$1.8V \leq Vcc < 2.5V$	
			50	_	ns	$4.5V \leq Vcc \leq 5.5V$	
2	Tcss	CS Setup Time	100		ns	$2.5V \leq Vcc < 4.5V$	
			150	_	ns	$1.8V \leq Vcc < 2.5V$	
			100	_	ns	$4.5V \leq Vcc \leq 5.5V$	
3	Тсѕн	CS Hold Time	200	_	ns	$2.5V \leq Vcc < 4.5V$	
			250	_	ns	$1.8V \leq Vcc < 2.5V$	
4	TCSD	CS Disable Time	50	_	ns		
			10	_	ns	$4.5V \le Vcc \le 5.5V$	
5	Tsu	Data Setup Time	20	_	ns	$2.5V \leq Vcc < 4.5V$	
			30	_	ns	$1.8V \leq Vcc < 2.5V$	
			20	_	ns	$4.5V \le Vcc \le 5.5V$	
6 THD	Data Hold Time	40		ns	$2.5V \leq Vcc < 4.5V$		
		50	_	ns	$1.8V \leq Vcc < 2.5V$		
7	Tr	CLK Rise Time	_	100	ns	Note 1	
8	TF	CLK Fall Time	_	100	ns	Note 1	
		Clock High Time	50	_	ns	$4.5V \le Vcc \le 5.5V$	
9	Тні		100	_	ns	$2.5V \leq Vcc < 4.5V$	
			150	_	ns	$1.8V \leq Vcc < 2.5V$	
			50	_	ns	$4.5V \leq Vcc \leq 5.5V$	
10	TLO	Clock Low Time	100	_	ns	$2.5V \leq Vcc < 4.5V$	
			150	_	ns	$1.8V \leq Vcc < 2.5V$	
11	TCLD	Clock Delay Time	50	_	ns		
12	TCLE	Clock Enable Time	50	_	ns		
			_	50	ns	4.5V ≤ Vcc ≤ 5.5V	
13 Tv	Output Valid from Clock Low	_	100	ns	2.5V ≤ Vcc < 4.5V		
				160	ns	1.8V ≤ Vcc < 2.5V	
14	Тно	Output Hold Time	0	_	ns	Note 1	
				40	ns	4.5V ≤ Vcc ≤ 5.5V (Note 1)	
15	TDIS	Output Disable Time		80	ns	2.5V ≤ Vcc ≤ 4.5V (Note 1)	
			_	160	ns	1.8V ≤ Vcc ≤ 2.5V (Note 1)	

**Note 1:** This parameter is periodically sampled and not 100% tested.

<sup>2:</sup> Two begins on the rising edge of  $\overline{CS}$  after a valid write sequence and ends when the internal write cycle is complete.

<sup>3:</sup> This parameter is not tested but ensured by characterization. Due to the memory array architecture, the write cycle endurance is specified for write sequences in groups of four data bytes. The beginning of any 4-byte boundaries can be determined by multiplying any integer (N) by four (i.e., 4\*N). The end address can be found by adding three to the beginning value (i.e., 4\*N+3).

# 25AA640A/25LC640A

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

AC CHA	RACTERI	STICS	Industrial (I): TA = -40°C to +85°C			
Param. No.	Symbol	Characteristic Min. Ma			Units	Test Conditions
			20	_	ns	$4.5V \le Vcc \le 5.5V$
16	THS	HOLD Setup Time	40		ns	$2.5V \leq Vcc < 4.5V$
			80		ns	$1.8V \leq Vcc < 2.5V$
			20		ns	$4.5V \le Vcc \le 5.5V$
17	17 Тнн	HOLD Hold Time	40		ns	$2.5V \leq Vcc < 4.5V$
			80		ns	$1.8V \leq Vcc < 2.5V$
		HOLD Low to Output High-Z	_	30	ns	4.5V ≤ Vcc ≤ 5.5V (Note 1)
18	THZ		_	60	ns	$2.5V \le Vcc < 4.5V$ (Note 1)
			_	160	ns	$1.8V \le Vcc < 2.5V$ (Note 1)
			_	30	ns	$4.5V \le Vcc \le 5.5V$
19	THV	HOLD High to Output Valid	_	60	ns	$2.5V \le Vcc < 4.5V$
			_	160	ns	1.8V ≤ Vcc < 2.5V
20	Twc	Internal Write Cycle Time	_	5	ms	Note 2
21		Endurance	1M		E/W Cycles	+25°C, Vcc = 5.5V (Note 3)

- Note 1: This parameter is periodically sampled and not 100% tested.
  - 2: Two begins on the rising edge of  $\overline{CS}$  after a valid write sequence and ends when the internal write cycle is complete.
  - 3: This parameter is not tested but ensured by characterization. Due to the memory array architecture, the write cycle endurance is specified for write sequences in groups of four data bytes. The beginning of any 4-byte boundaries can be determined by multiplying any integer (N) by four (i.e., 4\*N). The end address can be found by adding three to the beginning value (i.e., 4\*N+3).

TABLE 1-3: AC TEST CONDITIONS

AC Waveform						
VLO = 0.2V	_					
VHI = VCC - 0.2V	Note 1					
VHI = 4.0V	Note 2					
CL = 100 pF	_					
Timing Measurement Reference Level						
Input	0.5 Vcc					
Output	0.5 Vcc					

**Note 1:** For Vcc ≤ 4.0V **2:** For Vcc > 4.0V

FIGURE 1-1: HOLD TIMING




FIGURE 1-2: SERIAL INPUT TIMING





FIGURE 1-3: SERIAL OUTPUT TIMING



## 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	DFN <sup>(1)</sup>	PDIP	SOIC	SOIJ	TDFN	TSSOP	X-Rotated TSSOP	Function
CS	1	1	1	1	1	1	3	Chip Select Input
SO	2	2	2	2	2	2	4	Serial Data Output
WP	3	3	3	3	3	3	5	Write-Protect Pin
Vss	4	4	4	4	4	4	6	Ground
SI	5	5	5	5	5	5	7	Serial Data Input
SCK	6	6	6	6	6	6	8	Serial Clock Input
HOLD	7	7	7	7	7	7	1	Hold Input
Vcc	8	8	8	8	8	8	2	Supply Voltage

Note 1: The exposed pad on the DFN package can be connected to Vss or left floating.

## 2.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{\text{CS}}$  input signal. If  $\overline{\text{CS}}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{\text{CS}}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{\text{CS}}$  is required prior to any sequence being initiated.

### 2.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX-640A. During a read cycle, data are shifted out on this pin after the falling edge of the serial clock.

## 2.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When  $\overline{WP}$  is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When  $\overline{WP}$  is high, all functions, including writes to the nonvolatile bits in the STATUS register operate normally. If the WPEN bit is set,  $\overline{WP}$  low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun,  $\overline{WP}$  going low will have no effect on the write.

The  $\overline{\text{WP}}$  pin function is blocked when the WPEN bit in the STATUS register is low. This allows the <u>user</u> to install the 25XX640A in a system with  $\overline{\text{WP}}$  pin grounded <u>and</u> still be able to write to the STATUS register. The  $\overline{\text{WP}}$  pin functions will be enabled when the WPEN bit is set high.

## 2.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data are latched on the rising edge of the serial clock.

## 2.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a host and the 25XX640A. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin are updated after the falling edge of the clock input.

## 2.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX640A while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The  $\overline{\text{HOLD}}$  pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-to-low transition. The 25XX640A must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.

## 3.0 FUNCTIONAL DESCRIPTION

## 3.1 Principles of Operation

The 25XX640A is an 8192-byte serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25XX640A contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses and data are transferred Most Significant Byte (MSB) first, Least Significant Byte (LSB) last.

Data  $\underline{(SI)}$  are sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the  $\underline{25}XX640A$  in 'HOLD' mode. After releasing the  $\underline{HOLD}$  pin, operation will resume from the point when the  $\underline{HOLD}$  was asserted.

## **BLOCK DIAGRAM**




TABLE 3-1: INSTRUCTION SET

Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WRDI	0000 0100	Reset the write enable latch (disable write operations)
WREN	0000 0110	Set the write enable latch (enable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register

#### 3.2 Read Sequence

The device is selected by pulling  $\overline{\text{CS}}$  low. The 8-bit READ instruction is transmitted to the 25XX640A followed by the 16-bit address, with the three MSBs of the address being "don't care" bits. After the correct READ instruction and address are sent, the data stored in the memory at the selected address are shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (1FFFh), the address counter rolls over to address 0000h, allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{\text{CS}}$  pin (Figure 3-1).

## 3.3 Write Sequence

Prior to any attempt to write data to the 25XX640A, the write enable latch must be set by issuing the  $\underline{\mathtt{WREN}}$  instruction (Figure 3-4). This is done by setting  $\overline{\mathtt{CS}}$  low and then clocking out the proper instruction into the 25XX640A. After all eight bits of the instruction are transmitted, the  $\overline{\mathtt{CS}}$  must be brought high to set the write enable latch. If the write operation is initiated immediately after the  $\mathtt{WREN}$  instruction without  $\overline{\mathtt{CS}}$  being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

Once the write enable latch is set, the user may proceed by setting the  $\overline{\text{CS}}$  low, issuing a WRITE instruction, followed by the 16-bit address, with the three MSBs of the address being "don't care" bits and then the data to be written. Up to 32 bytes of data can be


sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

Note:


Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the  $\overline{\text{CS}}$  must be brought high after the Least Significant bit (D0) of the  $n^{th}$  data byte has been clocked in. If  $\overline{\text{CS}}$  is brought high at any other time, the write operation will not be completed. Refer to Figure 3-2 and Figure 3-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.


FIGURE 3-1: READ SEQUENCE



## FIGURE 3-2: BYTE WRITE SEQUENCE



### FIGURE 3-3: PAGE WRITE SEQUENCE



# 25AA640A/25LC640A


# 3.4 Write Enable (WREN) and Write Disable (WRDI)

The 25XX640A contains a write enable latch. See Table 5-1 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The  $\mathtt{WREN}$  instruction will set the latch and the  $\mathtt{WRDI}$  will reset the latch.


The following is a list of conditions under which the write enable latch will be reset:

- · Power-up
- WRDI instruction successfully executed
- WRSR instruction successfully executed
- · WRITE instruction successfully executed

## FIGURE 3-4: WRITE ENABLE SEQUENCE (WREN)



## FIGURE 3-5: WRITE DISABLE SEQUENCE (WRDI)



# 3.5 Read STATUS Register Instruction (RDSR)

The Read STATUS Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as shown in Table 3-2.

TABLE 3-2: STATUS REGISTER

7	6	5	4	3	2	1	0		
W/R	-	ı	ı	W/R	W/R	R	R		
WPEN	Χ	Χ	Χ	BP1	BP0	WEL	WIP		
W/R = wr	W/R = writable/readable. R = read-only.								

The **Write-In-Process (WIP)** bit indicates whether the 25XX640A is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.


The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 3-4 and Figure 3-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile and are shown in Table 3-3.

See Figure 3-6 for the RDSR timing sequence.

The STATUS register can be continually read until the  $\overline{\text{CS}}$  is deasserted.

FIGURE 3-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)



# 3.6 Write STATUS Register Instruction (WRSR)

The Write STATUS Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 3-3. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two, or all four of the segments of the array. The partitioning is controlled as shown in Table 3-3.


The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the  $\overline{\text{WP}}$  pin. The Write-Protect ( $\overline{\text{WP}}$ ) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when  $\overline{\text{WP}}$  pin is low and the WPEN bit is high. Hardware write protection is disabled when either the  $\overline{\text{WP}}$  pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 5-1 for a matrix of functionality on the WPEN bit.

See Figure 3-7 for the WRSR timing sequence.

**TABLE 3-3: ARRAY PROTECTION** 

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (1800h-1FFFh)
1	0	upper 1/2 (1000h-1FFFh)
1	1	all (0000h-1FFFh)

FIGURE 3-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR)



## 4.0 DATA PROTECTION

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

## 5.0 POWER-ON STATE

The 25XX640A powers on in the following state:

- The device is in low-power Standby mode (CS = 1)
- The write enable latch is reset
- · SO is in high-impedance state

TABLE 5-1: WRITE-PROTECT FUNCTIONALITY MATRIX


WEL (SR bit 1)	WPEN (SR bit 7)	WP (pin 3)	Protected Blocks	Unprotected Blocks	STATUS Register
0	х	Х	Protected	Protected	Protected
1	0	Х	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

x = don't care

## 6.0 PACKAGING INFORMATION

## 6.1 Package Marking Information

8-Lead DFN-S (5x6x1 mm)




8-Lead MSOP (150 mil)



8-Lead PDIP



8-Lead SOIC



8-Lead 2x3 TDFN



8-Lead TSSOP



Example:



Example:



Example:



Example:



Example:



Example:



	1 <sup>st</sup> Line Marking Codes							
Part Number	MSOP	TD	FN	TSSOP	Rotated TSSOP			
	MSOP	I-Temp.	E-Temp.	1350P				
25AA640A	5ACAT	C81	EG2	5ACA	ACAX			
25LC640A	5LCAT	C84	C85	5LCA	LCAX			

Legend:	XXX	Part number or part number code
	T	Temperature (I, E)
	Υ	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
	<u> </u>	

**Note**: For very small packages with no room for the Pb-free JEDEC designator (e3), the marking will only appear on the outer carton or reel label.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note:

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at


http://www.microchip.com/packaging



Microchip Technology Drawing C04-122 Rev C Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	0.80	0.85	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness A3			0.20 REF		
Overall Length	D	5.00 BSC			
Exposed Pad Length	D2	3.90 4.00 4.10			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	2.20	2.30	2.40	
Terminal Width	b	0.30	0.40	0.50	
Terminal Length	Ĺ	0.50	0.60	0.75	
Terminal-to-Exposed-Pad	K	0.20	-	-	

#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one ore more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M  $\,$


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122 Rev C Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Optional Center Pad Width	X2			2.40
Optional Center Pad Length	Y2			4.10
Contact Pad Spacing	С		5.60	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.15
Contact Pad to Center Pad (X20)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2122 Rev C

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	_	0.40

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev E Sheet 1 of 2

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## ALTERNATE LEAD DESIGN (NOTE 5)



	INCHES			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- ${\bf 5.} \ \ {\bf Lead} \ {\bf design} \ {\bf above} \ {\bf seating} \ {\bf plane} \ {\bf may} \ {\bf vary}, \ {\bf based} \ {\bf on} \ {\bf assembly} \ {\bf vendor}.$

Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	1	ı	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	ı	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	ı	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	ı	8°
Lead Thickness	С	0.17	ı	0.25
Lead Width	b	0.31	ı	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

Note:

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55


#### Notes:

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

# 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	Е		3.00 BSC		
Exposed Pad Length	D2	1.35	1.40	1.45	
Exposed Pad Width	E2	1.25	1.30	1.35	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.50 BSC		
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.50
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	


#### Notes:


- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MNY Rev. B

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	-
Overall Width	Е		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Overall Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Lead Thickness	С	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.19	-	0.30

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

#### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

## APPENDIX A: REVISION HISTORY

## **Revision G (05/2021)**

Added a note to Table 1-2 that explains the array architecture and how endurance is specified; Switched Sections 2.0 and 3.0 and updated Table 2-1; Updated packaging outline drawings; Corrected Extended (E) temperature label; Added Automotive product identification table; Made minor formatting and grammar edits.

## **Revision F (01/2013)**

Revised Automotive E-temp; Revised Table 1-2, Param. No. 21; Updated Package Info.

## **Revision E (02/2012)**

Added text to Section 2.5.

## **Revision D (10/2008)**

Added TDFN Package; Updated Package Drawings.

## **Revision C (9/2007)**

Features and Description, removed reference to Pb-free packages; Revised Table 1-2: AC Characteristics, parameters 7 and 8; Updated Packing Information/Package Drawings; Added DFN Package; Removed trademark from SPI.

### **Revision B (12/2003)**

Corrections to Section 1.0, Electrical Characteristics.

#### **Revision A (9/2003)**

Initial release of the document.

## 25AA640A/25LC640A

## THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

## PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup> -X /XX	Examples:
Device	Tape and Reel Temperature Package Option Range	a) 25AA640A-I/MS: 64-Kbit, 1.8V Serial EEPROM, Industrial Temp., MSOP package b) 25AA640AT-I/SN: 64-Kbit, 1.8V Serial EEPROM, Tape and Reel, Industrial Temp.,
Device:	25AA640A: 64-Kbit, 1.8V,SPI Serial EEPRO 64-Kbit, 2.5V, SPI Serial EEPRO 64-Kbit, 1.8V, SPI Serial EEPRO 64-Kbit, 1.8V, SPI Serial EEPRO alternate pinout (ST only) 64-Kbit, 2.5V, SPI Serial EEPRO alternate pinout (ST only)	SOIC package c) 25LC640AT-E/SN: 64-Kbit, 2.5V Serial EEPROM, Tape and Reel, Extended Temp., SOIC package d) 25LC640AT-I/ST: 64-Kbit, 2.5V Serial EPPROM, Tape and Reel, Industrial Temp., TSSOP package
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>	e) 25LC640AXT-I/ST: 64-Kbit, 2.5V SeriaL EEPROM, Tape and Reel, Industrial Temp., Rotated Pinout, TSSOP package f) 25LC640AT-E/SN: 64-Kbit, 1.8V Serial
Temperature Range:	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	EEPROM, Tape and Reel, Extended Temp., SOIC package
Package:	MF = Plastic Dual Flat, No Lead Package - 5x6x0.85 mm Body, 8-lead (DFN-S)  MS = Plastic Micro Small Outline - 8-lead (P = Plastic Dual In-Line - 300 mil Body, 8 (PDIP)  SN = Plastic Small Outline - Narrow, 3.90 m Body, 8-lead (SOIC)  MNY <sup>(2)</sup> = Plastic Dual Flat, No Lead - 2x3x0.8 Body, 8-lead (TDFN)  ST = Plastic Thin Shrink Small Outline - 4 8-lead (TSSOP)	MSOP) B-lead Inm MSOP MSOP MSOP MSOP MSOP MSOP MSOP MSOP

## PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

	ppe and Reel Temperatur Option Range		XXX (2,3) Variant	Examples:  a) 25AA640AT-I/MS16KVAO: 64-Kbit, 1.8 Serial EEPROM, Tape and Reel, Automotive Grade 3, MSOP package  b) 25LC640A-E/SN16KVAO: 64-Kbit, 2.5 Serial EEPROM, Automotive Grade 1, SOI
Device: Tape and Reel Option:	•		I EEPROM	package c) 25LC640A-E/ST16KVAO: 64-Kbit, 2.5 Serial EEPROM, Automotive Grade TSSOP package
Temperature Range: Package: Variant <sup>(2,3)</sup> :	I = -40°C to +85° E = -40°C to +125 MS = Plastic Micro S SN = Plastic Small G Body, 8-lead ( ST = Plastic Thin SI 8-lead (TSSO) 16KVAO = Standard Auto 16KVXX = Customer-Sp	ec (AEC-Q100 small Outline - Outline - Narro SOIC) arink Small Ou P)	O Grade 1)  - 8-lead (MSOP) w, 3.90 mm  utline – 4.4 mm,	Reel option.  2: The VAO/VXX automotive variants heen designed, manufactured, test and qualified in accordance AEC-Q100 requirements for automotications.  3: For customers requesting a PPAP, a control of the variance of th
				tomer-specific part number will be get ated and provided. A PPAP is provided for VAO part numbers.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSE-QUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8170-6



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

**France - Paris** Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-8931-9700

Germany - Haan

Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

25LC640A-H/SN 25LC640AT-H/SN 25LC640A-M/SN 25LC640AT-M/SN 25AA640A-I/MS 25AA640A-I/P
25AA640A-I/SN 25AA640A-I/ST 25AA640AT-I/MS 25AA640AT-I/SN 25AA640AT-I/ST 25LC640A-E/MS 25LC640A-E/MS 25LC640A-E/MS 25LC640A-I/SN 25LC640A-I/ST 25LC640AT-E/MS 25LC640A-I/SN 25LC640A-I/SN 25LC640AT-I/ST 25LC640AT-E/MS 25LC640AT-I/SN 25LC640AT-I/ST 25LC640AT-E/MNY 25LC640AT-I/MNY 25AA640AT-I/MNY 25AA640AT-E/MS 25AA640A-E/MS 25AA640A-E/MS 25AA640A-E/MS 25AA640A-E/MS 25AA640A-I/ST 25AA640AT-E/MNY 25AA640AT-E/SN 25AA640AT-E/SN 25AA640AT-E/SN 25AA640AT-E/SN 25AA640AT-E/MNY 25AA640AT-E/SN 25AA640AT-E/MNY 25AA640AT-E/SN 25AA640AT-E/MNY 25AA