Datasheet

True low-power platform ( $62.5 \mu \mathrm{~A} / \mathrm{MHz}$, and $0.64 \mu \mathrm{~A}$ for operation with only RTC and LVD) for the LCD-based applications, with the on-chip LCD controller and driver, 8 - to $32-$ Kbyte code flash memory, $1.6-\mathrm{V}$ to $5.5-\mathrm{V}$ operation, and 31 DMIPS at 24 MHz

## 1. OUTLINE

### 1.1 Features

## Ultra-Low Power Technology

- 1.6 V to 5.5 V operation from a single supply
- Stop (RAM retained): $0.23 \mu \mathrm{~A}$, (LVD enabled): $0.31 \mu \mathrm{~A}$
- Halt (RTC + LVD): $0.64 \mu \mathrm{~A}$
- Supports snooze
- Operating: $62.5 \mu \mathrm{~A} / \mathrm{MHz}$
- LCD operating current (Capacitor split method): $0.12 \mu \mathrm{~A}$
- LCD operating current (Internal voltage boost method): $0.63 \mu \mathrm{~A}(\mathrm{VDD}=3.0 \mathrm{~V})$


## 16-bit RL78 CPU Core

- Delivers 31 DMIPS at maximum operating frequency of 24 MHz
- Instruction Execution: 86\% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed \& Unsigned: $16 \times 16$ to 32 -bit result in 1 clock cycle
- MAC: $16 \times 16$ to 32 -bit result in 2 clock cycles
- 16-bit barrel shifter for shift \& rotate in 1 clock cycle
- 1-wire on-chip debug function


## Code Flash Memory

- Density: 8 KB to 32 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with flash shield window function


## Data Flash Memory

- Data flash with background operation
- Data flash size: 2 KB size
- Erase cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 5.5 V

RAM

- 1 KB and 1.5 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator

- 24 MHz with $+/-1 \%$ accuracy over voltage ( 1.8 V to 5.5 V ) and temperature $\left(-20^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$
- Pre-configured settings: $24 \mathrm{MHz}, 16 \mathrm{MHz}, 12 \mathrm{MHz}, 8$ $\mathrm{MHz}, 6 \mathrm{MHz}, 4 \mathrm{MHz}, 3 \mathrm{MHz}, 2 \mathrm{MHz} \& 1 \mathrm{MHz}$


## Reset and Supply Management

- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 14 setting options (Interrupt and/or reset function)


## LCD Controller/Driver

- Up to 35 seg $\times 8$ com or 39 seg $\times 4$ com
- Supports capacitor split method, internal voltage boost method and resistance division method
- Supports waveform types $A$ and $B$
- Supports LCD contrast adjustment (16 steps)
- Supports LCD blinking

Direct Memory Access (DMA) Controller

- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces

- Up to $1 \times I^{2} \mathrm{C}$ multi-master
- Up to $2 \times$ Simplified SPI (CSI ${ }^{\text {Note1 } 1) ~(7-, ~ 8-b i t) ~}$
- Up to $1 \times$ UART (7-, 8-, 9-bit)
- Up to $1 \times$ LIN


## Extended-Function Timers

- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)


## Rich Analog

- ADC: Up to 10 channels, 10-bit resolution, $2.1 \mu \mathrm{~s}$ conversion time
- Supports 1.6 V
- Internal reference voltage ( 1.45 V )
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)

- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- lllegal memory access detection
- Clock frequency detection
- ADC self-test


## General Purpose I/O

- 5 V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support


## Operating Ambient Temperature

- $\mathrm{TA}:-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (A: Consumer applications)
- TA: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ (G: Industrial applications)

Package Type and Pin Count
From $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ to $12 \mathrm{~mm} \times 12 \mathrm{~mm}$
QFP: 32, 44, 48, 52, 64
Notes 1. Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

O ROM, RAM capacities

| Flash ROM | Data flash | RAM | RL78/L12 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 32 pins | 44 pins | 48 pins | 52 pins | 64 pins |
| 32 KB | 2 KB | $1.5 \mathrm{~KB}^{\text {Note }}$ | R5F10RBC | R5F10RFC | R5F10RGC | R5F10RJC | R5F10RLC |
| 16 KB | 2 KB | $1 \mathrm{~KB}^{\text {Note }}$ | R5F10RBA | R5F10RFA | R5F10RGA | R5F10RJA | R5F10RLA |
| 8 KB | 2 KB | $1 \mathrm{~KB}^{\text {Note }}$ | R5F10RB8 | R5F10RF8 | R5F10RG8 | R5F10RJ8 | - |

Note In the case of the 1 KB , and 1.5 KB , this is 630 bytes when the self-programming function and data flash function is used.

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

### 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/L12 Part Number
Ordering Part Number R 5F10RLCAxxxFB\#10

Packaging specification:
\#U0, \#00, \#20 : Tray (HWQFN)
\#V0, \#10, \#30 : Tray (LFQFP, LQFP)
\#W0, \#40 : Embossed Tape (HWQFN)
\#X0, \#50 : Embossed Tape (LFQFP, LQFP)
Package type:
FP : LQFP, 0.80 mm pitch
FA : LQFP, 0.65 mm pitch
FB : LFQFP, 0.50 mm pitch
NB : HWQFN, 0.40 mm pitch
ROM number (Omitted with blank products)
Fields of application:
A : Consumer applications, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
G : Industrial applications, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$
ROM capacity:
8 : 8 KB
A: 16 KB
C : 32 KB

Pin count:
B: 32-pin
F: 44-pin
G: 48-pin
$\mathrm{J}: 52-\mathrm{pin}$
L : 64-pin
RL78/L12 group
Memory type:
F: Flash memory
Renesas MCU
$\qquad$ Renesas semiconductor product

Table 1-1. List of Ordering Part Numbers
(1/2)

| Pin count | Package | Data flash | Fields of Application <br> Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 32 pins | 32-pin plastic <br> LQFP <br> $(7 \times 7 \mathrm{~mm}$, <br> 0.8 mm pitch) | Mounted | A | R5F10RB8AFP, R5F10RBAAFP, R5F10RBCAFP | \#V0, \#X0, \#30 | PLQP0032GB-A |
|  |  |  |  |  | \#10, \#50 | PLQP0032GB-A <br> PLQP0032GE-A |
|  |  |  | G | R5F10RB8GFP, R5F10RBAGFP, R5F10RBCGFP | \#V0, \#X0, \#30 | PLQP0032GB-A |
|  |  |  |  |  | \#10, \#50 | PLQP0032GB-A <br> PLQP0032GE-A |
| 44 pins | 44-pin plastic LQFP $(10 \times 10$ mm , 0.8 mm pitch) | Mounted | A | R5F10RF8AFP, R5F10RFAAFP, R5F10RFCAFP | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  |  | \#10, \#50 | PLQP0044GC-A <br> PLQP0044GC-D <br> PLQP0044GE-A |
|  |  |  |  |  | \#30 | PLQP0044GC-A <br> PLQP0044GC-D |
|  |  |  | G | R5F10RF8GFP, R5F10RFAGFP, R5F10RFCGFP | \#V0, \#X0 | PLQP0044GC-A |
|  |  |  |  |  | \#10, \#50 | PLQP0044GC-A <br> PLQP0044GC-D <br> PLQP0044GE-A |
|  |  |  |  |  | \#30 | PLQP0044GC-A <br> PLQP0044GC-D |
| 48 pins | 48-pin plastic <br> LFQFP <br> ( $7 \times 7 \mathrm{~mm}$, <br> 0.5 mm pitch) | Mounted | A | R5F10RG8AFB, R5F10RGAAFB, R5F10RGCAFB | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  |  | \#10, \#50 | PLQP0048KB-B <br> PLQP0048KL-A |
|  |  |  |  |  | \#30 | PLQP0048KB-B |
|  |  |  | G | R5F10RG8GFB, R5F10RGAGFB, R5F10RGCGFB | \#V0, \#X0 | PLQP0048KF-A |
|  |  |  |  |  | \#10, \#50 | PLQP0048KB-B <br> PLQP0048KL-A |
|  |  |  |  |  | \#30 | PLQP0048KB-B |
| 52 pins | 52-pin plastic LQFP $(10 \times 10$ <br> mm , 0.65 mm pitch) | Mounted | A | R5F10RJ8AFA, R5F10RJAAFA, R5F10RJCAFA | \#V0, \#X0 | PLQP0052JA-A |
|  |  |  |  |  | \#10, \#30, \#50 | $\begin{aligned} & \text { PLQP0052JA-A } \\ & \text { PLQP0052JD-B } \end{aligned}$ |
|  |  |  | G | R5F10RJ8GFA, R5F10RJAGFA, R5F10RJCGFA | \#V0, \#X0 | PLQP0052JA-A |
|  |  |  |  |  | \#10, \#30, \#50 | $\begin{aligned} & \text { PLQP0052JA-A } \\ & \text { PLQP0052JD-B } \end{aligned}$ |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

Table 1-1. List of Ordering Part Numbers
(2/2)

| Pin count | Package | Data flash | Fields of Application Note | Ordering Part Number |  | RENESAS Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Product Name | Packaging Specifications |  |
| 64 pins | 64-pin plastic <br> HWQFN <br> $(8 \times 8 \mathrm{~mm}$, <br> 0.4 mm pitch) | Mounted | A | R5F10RLAANB, R5F10RLCANB | \#U0, \#W0 | PWQN0064LA-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0064LB-A |
|  |  |  | G | R5F10RLAGNB, R5F10RLCGNB | \#U0, \#W0 | PWQN0064LA-A |
|  |  |  |  |  | \#00, \#20, \#40 | PWQN0064LB-A |
|  | 64-pin plastic LFQFP <br> (10× 10 mm , <br> 0.5 mm pitch) | Mounted | A | R5F10RLAAFB, R5F10RLCAFB | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  |  | \#10, \#50 | PLQP0064KB-C PLQP0064KL-A |
|  |  |  |  |  | \#30 | PLQP0064KB-C |
|  |  |  | G | R5F10RLAGFB, R5F10RLCGFB | \#V0, \#X0 | PLQP0064KF-A |
|  |  |  |  |  | \#10, \#50 | PLQP0064KB-C PLQP0064KL-A |
|  |  |  |  |  | \#30 | PLQP0064KB-C |
|  | 64-pin plastic LQFP <br> ( $12 \times 12 \mathrm{~mm}$, 0.65 mm pitch) | Mounted | A | R5F10RLAAFA, R5F10RLCAFA | \#V0, \#X0 | PLQP0064JA-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0064JA-A PLQP0064JB-A |
|  |  |  | G | R5F10RLAGFA, R5F10RLCGFA | \#V0, \#X0 | PLQP0064JA-A |
|  |  |  |  |  | \#10, \#30, \#50 | PLQP0064JA-A PLQP0064JB-A |

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3 Pin Configuration (Top View)

### 1.3.1 32-pin products

- 32 -pin plastic LQFP ( $7 \times 7 \mathrm{~mm}, 0.8 \mathrm{~mm}$ pitch $)$


Table 1-2. Alternate function of 32-pin products
(1/2)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\text { 느́․ }}{\stackrel{1}{0}}$ |  |  |  |  |  |  |  |  |  |  |
| 1 | P40 | TOOLO |  |  |  |  |  |  |  |  |
| 2 |  | $\overline{\text { RESET }}$ |  |  |  |  |  |  |  |  |
| 3 | P137 |  |  | INTP0 |  |  |  |  |  |  |
| 4 | P122 | X2/EXCLK |  |  |  |  |  |  |  |  |

Table 1-2. Alternate function of 32-pin products
(2/2)


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.3.2 44-pin products

- 44-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.8 \mathrm{~mm}$ pitch $)$

Table 1-3. Alternate function of 44-pin products
(1/3)

| Pin <br> No. | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 <br> 0 <br> 1 <br>  | $\begin{aligned} & \frac{ \pm}{0} \\ & \frac{0}{\overline{0}} \\ & \frac{0}{0} \\ & \hline 0 \end{aligned}$ |  |  |  | 든 <br> 응 <br> 0 |  |  | $\begin{aligned} & \text { 등 } \\ & \text { 응 } \\ & \mathbb{D} \\ & . \bar{y} \\ & \frac{1}{\mathbb{O}} \\ & \mathscr{\sim} \end{aligned}$ |  |  |
| 1 | P120 |  | ANI17 |  |  | SEG25 |  |  |  |  |
| 2 | P40 | TOOLO |  |  |  |  |  |  |  |  |
| 3 |  | RESET |  |  |  |  |  |  |  |  |
| 4 | P124 | XT2/EXCLKS |  |  |  |  |  |  |  |  |
| 5 | P123 | XT1 |  |  |  |  |  |  |  |  |

Table 1-3. Alternate function of 44-pin products

| $\begin{array}{\|l} \text { Pin } \\ \text { No. } \end{array}$ | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| 6 | P137 |  |  | INTP0 |  |  |  |  |  |  |
| 7 | P122 | X2/EXCLK |  |  |  |  |  |  |  |  |
| 8 | P121 | X1 |  |  |  |  |  |  |  |  |
| 9 |  | REGC |  |  |  |  |  |  |  |  |
| 10 |  | $\mathrm{V}_{\text {ss }}$ |  |  |  |  |  |  |  |  |
| 11 |  | $V_{D D}$ |  |  |  |  |  |  |  |  |
| 12 | P60 |  |  |  |  | SEG21 |  |  |  | SCLAO |
| 13 | P61 |  |  |  |  | SEG20 |  |  |  | SDAAO |
| 14 | P127 |  |  |  |  | CAPH |  |  |  |  |
| 15 | P126 |  |  |  |  | CAPL |  |  |  |  |
| 16 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 1}$ |  |  |  |  |
| 17 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 2}$ |  |  |  |  |
| 18 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 4}$ |  |  |  |  |
| 19 | P125 |  |  |  |  | $\mathrm{V}_{\text {L3 }}$ |  |  |  |  |
| 20 | P30 |  |  |  |  | SEG19 | TI01/TO01 |  |  |  |
| 21 | P31 |  |  | INTP3 |  | SEG18 |  | RTC1HZ |  |  |
| 22 | P32 |  |  | INTP4 |  | SEG17 | T103/TO03 |  |  |  |
| 23 | P17 |  |  |  |  | SEG6 | T102/TO02 |  | SO01 |  |
| 24 | P16 |  |  | INTP2 |  | SEG5 |  |  | SI01 |  |
| 25 | P15 |  |  | INTP1 |  | SEG4 |  |  | SCK01 |  |
| 26 |  |  |  |  |  | COM7/SEG3 |  |  |  |  |
| 27 |  |  |  |  |  | COM6/SEG2 |  |  |  |  |
| 28 |  |  |  |  |  | COM5/SEG1 |  |  |  |  |
| 29 |  |  |  |  |  | COM4/SEG0 |  |  |  |  |
| 30 |  |  |  |  |  | COM3 |  |  |  |  |
| 31 |  |  |  |  |  | COM2 |  |  |  |  |
| 32 |  |  |  |  |  | COM1 |  |  |  |  |
| 33 |  |  |  |  |  | сомо |  |  |  |  |

Table 1-3. Alternate function of 44-pin products


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.3.3 48-pin products

- 48-pin plastic LFQFP ( $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$

Table 1-4. Alternate function of 48-pin products
(1/3)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| 1 | P120 |  | ANI17 |  |  | SEG25 |  |  |  |  |
| 2 | P41 |  | ANI16 |  |  | SEG24 | T104/TO04 |  |  |  |
| 3 | P40 | TOOLO |  |  |  |  |  |  |  |  |

Table 1-4. Alternate function of 48 -pin products
(2/3)

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| 4 |  | RESET |  |  |  |  |  |  |  |  |
| 5 | P124 | XT2/EXCLKS |  |  |  |  |  |  |  |  |
| 6 | P123 | XT1 |  |  |  |  |  |  |  |  |
| 7 | P137 |  |  | INTP0 |  |  |  |  |  |  |
| 8 | P122 | X2/EXCLK |  |  |  |  |  |  |  |  |
| 9 | P121 | X1 |  |  |  |  |  |  |  |  |
| 10 |  | REGC |  |  |  |  |  |  |  |  |
| 11 |  | $\mathrm{V}_{\text {ss }}$ |  |  |  |  |  |  |  |  |
| 12 |  | $V_{D D}$ |  |  |  |  |  |  |  |  |
| 13 | P60 |  |  |  |  | SEG21 |  |  |  | SCLAO |
| 14 | P61 |  |  |  |  | SEG20 |  |  |  | SDAAO |
| 15 | P127 |  |  |  |  | CAPH |  |  |  |  |
| 16 | P126 |  |  |  |  | CAPL |  |  |  |  |
| 17 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 1}$ |  |  |  |  |
| 18 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 2}$ |  |  |  |  |
| 19 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 4}$ |  |  |  |  |
| 20 | P125 |  |  |  |  | $V_{L 3}$ |  |  |  |  |
| 21 | P30 |  |  |  | KR3 | SEG19 | TI01/TO01 |  |  |  |
| 22 | P31 |  |  | INTP3 | KR2 | SEG18 |  | RTC1HZ |  |  |
| 23 | P32 |  |  | INTP4 | KR1 | SEG17 | T103/TO03 |  |  |  |
| 24 | P70 |  |  |  | KR0 | SEG16 |  |  |  |  |
| 25 | P50 | (PCLBUZO) |  | INTP5 |  | SEG7 |  |  |  |  |
| 26 | P17 |  |  |  |  | SEG6 | T102/TO02 |  | SO01 |  |
| 27 | P16 |  |  | INTP2 |  | SEG5 |  |  | SIO1 |  |
| 28 | P15 |  |  | INTP1 |  | SEG4 |  |  | SCK01 |  |
| 29 |  |  |  |  |  | COM7/SEG3 |  |  |  |  |
| 30 |  |  |  |  |  | COM6/SEG2 |  |  |  |  |
| 31 |  |  |  |  |  | COM5/SEG1 |  |  |  |  |
| 32 |  |  |  |  |  | COM4/SEG0 |  |  |  |  |

Table 1-4. Alternate function of 48 -pin products


## Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.3.4 52-pin products

- 52-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$


Table 1-5. Alternate function of 52 -pin products
(1/3)


Table 1-5. Alternate function of 52-pin products
(2/3)

| $\begin{array}{\|l} \hline \text { Pin } \\ \text { No. } \end{array}$ | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \stackrel{0}{\mathrm{U}} \\ & \stackrel{1}{\mathrm{~N}} \\ & \underset{\sim}{2} \end{aligned}$ | $\begin{aligned} & \frac{5}{5} \\ & \frac{0}{2} \\ & \frac{0}{0} \\ & \frac{0}{0} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| 3 | P42 |  |  |  |  | SEG23 | T105/TO05 |  |  |  |
| 4 | P40 | TOOLO |  |  |  |  |  |  |  |  |
| 5 |  | $\overline{\text { RESET }}$ |  |  |  |  |  |  |  |  |
| 6 | P124 | XT2/EXCLKS |  |  |  |  |  |  |  |  |
| 7 | P123 | XT1 |  |  |  |  |  |  |  |  |
| 8 | P137 |  |  | INTP0 |  |  |  |  |  |  |
| 9 | P122 | X2/EXCLK |  |  |  |  |  |  |  |  |
| 10 | P121 | X1 |  |  |  |  |  |  |  |  |
| 11 |  | REGC |  |  |  |  |  |  |  |  |
| 12 |  | $\mathrm{V}_{\text {ss }}$ |  |  |  |  |  |  |  |  |
| 13 |  | $V_{D D}$ |  |  |  |  |  |  |  |  |
| 14 | P60 |  |  |  |  | SEG21 |  |  |  | SCLAO |
| 15 | P61 |  |  |  |  | SEG20 |  |  |  | SDAA0 |
| 16 | P127 |  |  |  |  | CAPH |  |  |  |  |
| 17 | P126 |  |  |  |  | CAPL |  |  |  |  |
| 18 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 1}$ |  |  |  |  |
| 19 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 2}$ |  |  |  |  |
| 20 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 4}$ |  |  |  |  |
| 21 | P125 |  |  |  |  | $\mathrm{V}_{\text {L3 }}$ |  |  |  |  |
| 22 | P30 |  |  |  | KR3 | SEG19 | TI01/TO01 |  |  |  |
| 23 | P31 |  |  | INTP3 | KR2 | SEG18 |  | RTC1HZ |  |  |
| 24 | P32 |  |  | INTP4 |  | SEG17 | TI03/TO03 |  |  |  |
| 25 | P70 |  |  |  | KR0 | SEG16 |  |  |  |  |
| 26 | P71 |  |  |  | KR1 | SEG15 |  |  |  |  |
| 27 | P51 |  |  |  |  | SEG8 | T106/TO06 |  |  |  |
| 28 | P50 | (PCLBUZO) |  | INTP5 |  | SEG7 |  |  |  |  |
| 29 | P17 |  |  |  |  | SEG6 | T102/TO02 |  | SO01 |  |
| 30 | P16 |  |  | INTP2 |  | SEG5 |  |  | SI01 |  |

Table 1-5. Alternate function of $52-$ pin products


Caution Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

Remarks 1. For pin identification, see 1.4 Pin Identification.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.3.5 64-pin products

- 64-pin plastic HWQFN ( $8 \times 8 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch)

- 64-pin plastic LFQFP ( $10 \times 10 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch $)$
- 64-pin plastic LQFP ( $12 \times 12 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch $)$


Table 1-6. Alternate function of 64-pin products
(1/3)

| Pin | I/O |  | Analog | HMI |  |  | Timer |  | Communications Interface |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| 1 | P120 |  | ANI17 |  |  | SEG25 |  |  |  |  |
| 2 | P41 |  | ANI16 |  |  | SEG24 | TI04/TO04 |  |  |  |
| 3 | P42 |  |  |  |  | SEG23 | T105/TO05 |  |  |  |
| 4 | P43 |  |  | INTP7 |  | SEG22 |  |  |  |  |
| 5 | P40 | TOOLO |  |  |  |  |  |  |  |  |
| 6 |  | $\overline{\text { RESET }}$ |  |  |  |  |  |  |  |  |
| 7 | P124 | XT2/EXCLKS |  |  |  |  |  |  |  |  |
| 8 | P123 | XT1 |  |  |  |  |  |  |  |  |
| 9 | P137 |  |  | INTP0 |  |  |  |  |  |  |
| 10 | P122 | X2/EXCLK |  |  |  |  |  |  |  |  |
| 11 | P121 | X1 |  |  |  |  |  |  |  |  |
| 12 |  | REGC |  |  |  |  |  |  |  |  |
| 13 |  | $\mathrm{V}_{\mathrm{ss}}$ |  |  |  |  |  |  |  |  |
| 14 |  | $E V_{\text {ss }}$ |  |  |  |  |  |  |  |  |
| 15 |  | $V_{D D}$ |  |  |  |  |  |  |  |  |
| 16 |  | $E V_{\text {DD }}$ |  |  |  |  |  |  |  |  |
| 17 | P60 |  |  |  |  | SEG21 |  |  |  | SCLAO |
| 18 | P61 |  |  |  |  | SEG20 |  |  |  | SDAAO |
| 19 | P127 |  |  |  |  | CAPH |  |  |  |  |
| 20 | P126 |  |  |  |  | CAPL |  |  |  |  |
| 21 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 1}$ |  |  |  |  |
| 22 |  |  |  |  |  | $\mathrm{V}_{\mathrm{L} 2}$ |  |  |  |  |
| 23 |  |  |  |  |  | $V_{\text {L4 }}$ |  |  |  |  |
| 24 | P125 |  |  |  |  | $V_{\text {L3 }}$ |  |  |  |  |
| 25 | P30 |  |  |  |  | SEG19 | TI01/TO01 |  |  |  |
| 26 | P31 |  |  | INTP3 |  | SEG18 |  | RTC1HZ |  |  |
| 27 | P32 |  |  | INTP4 |  | SEG17 | TI03/TO03 |  |  |  |
| 28 | P70 |  |  |  | KRO | SEG16 |  |  |  |  |

Table 1-6. Alternate function of 64-pin products
(2/3)


Table 1-6. Alternate function of 64-pin products
(3/3)


Cautions 1. Make EVss pin the same potential as Vss pin.
2. Make Vdd pin the same potential as EVdd pin.
3. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ).

## Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD pins and connect the $V_{s s}$ and $E V$ ss pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.4 Pin Identification

| ANIO, ANI1, |  |
| :--- | :--- |
| ANI16 to ANI23: | Analog Input |
| AVREFM: | Analog Reference <br> Voltage Minus |
| AVREFP: | Analog Reference <br>  <br> Voltage Plus |
| CAPH, CAPL: | Capacitor for LCD |
| COM0 to COM7, |  |
| EVDD: | Power Supply for Port |
| EVss: | Ground for Port |
| EXCLK: | External Clock Input |
|  | (Main System Clock) |
| EXCLKS: | External Clock Input |
|  | (Subsystem Clock) |
| INTP0 to INTP7: | Interrupt Request From |
|  | Peripheral |
| KR0 to KR3: | Key Return |
| P10 to P17: | Port 1 |
| P20, P21: | Port 2 |
| P30 to P32: | Port 3 |
| P40 to P43: | Port 4 |
| P50 to P54: | Port 5 |
| P60, P61: | Port 6 |
| P70 to P74: | Port 7 |
| P120 to P127: | Port 12 |


| P130, P137: | Port 13 |
| :--- | :--- |
| P140 to P147: | Port 14 |
| PCLBUZ0, PCLBUZ1: | Programmable Clock |
|  | Output/Buzzer Output |
| REGC: | Regulator Capacitance |
| RESET: | Reset |
| RTC1HZ: | Real-time Clock Correction Clock |
|  | (1 Hz) Output |
| RxD0: | Receive Data |
| SCK00, SCK01, |  |
| SCLA0: | Serial Clock Input/Output |
| SDAA0: | Serial Data Input/Output |
| SEG0 to SEG38: | LCD Segment Output |
| SI00, SI01: | Serial Data Input |
| SO00, SO01: | Serial Data Output |
| TI00 to TI07: | Timer Input |
| TO00 to TO07: | Timer Output |
| TOOL0: | Data Input/Output for Tool |
| TOOLRxD, TOOLTxD: | Data Input/Output for External Device |
| TxD0: | Transmit Data |
| VDD: | Power Supply |
| VL1 to VL4: | LCD Power Supply |
| Vss: | Ground |
| X1, X2: | Crystal Oscillator (Main System Clock) |
| XT1, XT2: | Crystal Oscillator (Subsystem Clock) |

### 1.5 Block Diagram

### 1.5.1 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.5.2 44-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.5.3 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

### 1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00 H .

| Item |  | 32-pin | 44-pin | 48-pin | 52-pin | 64-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R5F10RBx | R5F10RFx | R5F10RGx | R5F10RJx | R5F10RLx |
| Code flash memory (KB) |  | 8 to 32 | 8 to 32 | 8 to 32 | 8 to 32 | 16, 32 |
| Data flash memory (KB) |  | 2 | 2 | 2 | 2 | 2 |
| RAM (KB) |  | 1,1.5 ${ }^{\text {Note } 1}$ | $1,1.5{ }^{\text {Note } 1}$ | 1,1.5 ${ }^{\text {Note } 1}$ | $1,1.5{ }^{\text {Note } 1}$ | $1,1.5^{\text {Note } 1}$ |
| Memory space |  | 1 MB |  |  |  |  |
| Main system clock | High-speed system clock | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) operation: 1 to $20 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to 5.5 V ), HS (high-speed main) operation: 1 to $16 \mathrm{MHz}(\mathrm{VDD}=2.4$ to 5.5 V$)$, LS (low-speed main) operation: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V$)$, LV (low-voltage main) operation: 1 to 4 MHz ( $\mathrm{VDD}_{\mathrm{DD}}=1.6$ to 5.5 V ) |  |  |  |  |
|  | High-speed on-chip oscillator clock | HS (high-speed main) operation: 1 to 24 MHz ( $\mathrm{VDD}_{\mathrm{DD}}=2.7$ to 5.5 V ), <br> HS (high-speed main) operation: 1 to 16 MHz ( $\mathrm{V}_{\mathrm{DD}}=2.4$ to 5.5 V ), <br> LS (low-speed main) operation: 1 to $8 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{DD}}=1.8\right.$ to 5.5 V$)$, <br> LV (low-voltage main) operation: 1 to $4 \mathrm{MHz}\left(\mathrm{VDD}_{\mathrm{DD}}=1.6\right.$ to 5.5 V ) |  |  |  |  |
| Subsystem clock |  | - | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): $\mathrm{V}_{\mathrm{DD}}=1.6$ to 5.5 V |  |  |  |
| Low-speed on-chip oscillator clock |  | Internal oscillation 15 kHz (TYP.): VDD $=1.6$ to 5.5 V |  |  |  |  |
| General-purpose register |  | 8 bits $\times 32$ registers (8 bits $\times 8$ registers $\times 4$ banks) |  |  |  |  |
| Minimum instruction execution time |  | $0.04167 \mu$ s (High-speed on-chip oscillator clock: fiH $=24 \mathrm{MHz}$ operation) |  |  |  |  |
|  |  | $0.05 \mu \mathrm{~s}$ (High-speed system clock: $\mathrm{fmx}=20 \mathrm{MHz}$ operation) |  |  |  |  |
|  |  | $30.5 \mu$ s (Subsystem clock: fsub $=32.768 \mathrm{kHz}$ operation) |  |  |  |  |
| Instruction set |  | - Data transfer (8/16 bits) <br> - Adder and subtractor/logical operation (8/16 bits) <br> - Multiplication (8 bits $\times 8$ bits) <br> - Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |  |  |  |
| Total number of I/O port pins and pins dedicated to drive an LCD |  | 28 | 40 | 44 | 48 | 58 |
| I/O port | Total | 20 | 29 | 33 | 37 | 47 |
|  | CMOS I/O | 15 | 22 | 26 | 30 | 39 |
|  | CMOS input | 3 | 5 | 5 | 5 | 5 |
|  | CMOS output | - | - | - | - | 1 |
|  | N -ch open-drain I/O (EVdo tolerance) | 2 | 2 | 2 | 2 | 2 |
| Pins dedicated to drive an LCD |  | 8 | 11 | 11 | 11 | 11 |
| LCD controller/driver |  | Internal voltage boosting method, capacitor split method, and external resistance division method are switchable. |  |  |  |  |
|  | Segment signal output | 13 | 22 (18) Note 2 | $26(22)$ Note 2 | $30(26){ }^{\text {Note } 2}$ | $39(35){ }^{\text {Note } 2}$ |
|  | Common signal output | 4 | 4 (8) Note 2 |  |  |  |

Notes 1. In the case of the 1 KB , and 1.5 KB , this is 630 bytes when the self-programming function and data flash function is used.
2. The values in parentheses are the number of signal outputs when 8 com is used.

| Item |  |  | 32-pin | 44-pin | 48-pin | 52-pin | 64-pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | R5F10RBx | R5F10RFx | R5F10RGx | R5F10RJx | R5F10RLx |
| Timer | 16-bit timer |  | 8 channels | 8 channels (with 1 channel remote control output function) |  |  |  |
|  | Watchdog timer |  | 1 channel |  |  |  |  |
|  | Real-time clock (RTC) |  | 1 channel |  |  |  |  |
|  | 12-bit interval timer (IT) |  | 1 channel |  |  |  |  |
|  | Timer output |  | 4 channels (PWM outputs: $3^{\text {Note 1 }}$ ) | 5 channels (PWM outputs: $4^{\text {Note } 1}$ ) | 6 channels (PWM outputs: $5^{\text {Note } 1}$ ) | 8 channels (PWM outputs: $7^{\text {Note } 1}$ ) |  |
|  | RTC output |  | - | 1 <br> 1 Hz (subsystem clock: fsub $=32.768 \mathrm{kHz}$ ) |  |  |  |
| Clock output/buzzer output |  |  | 1 | 2 |  |  |  |
|  |  |  | - $2.44 \mathrm{kHz}, 4.88 \mathrm{kHz}, 9.76 \mathrm{kHz}, 1.25 \mathrm{MHz}, 2.5 \mathrm{MHz}, 5 \mathrm{MHz}, 10 \mathrm{MHz}$ <br> (Main system clock: fmain $=20 \mathrm{MHz}$ operation) <br> - $256 \mathrm{~Hz}, 512 \mathrm{~Hz}, 1.024 \mathrm{kHz}, 2.048 \mathrm{kHz}, 4.096 \mathrm{kHz}, 8.192 \mathrm{kHz}, 16.384 \mathrm{kHz}$, 32.768 kHz <br> (Subsystem clock: $\mathrm{fsub}=32.768 \mathrm{kHz}$ operation) |  |  |  |  |
| 8/10-bit resolution A/D converter |  |  | 4 channels | 7 channels | 9 channels | 10 channels | 10 channels |
| Serial interface |  |  | - Simplified SPI (CSI): 2 channel/UART (LIN-bus supported): 1 channel |  |  |  |  |
| $\mathrm{I}^{2} \mathrm{C}$ bus |  |  | 1 channel | 1 channel | 1 channel | 1 channel | 1 channel |
| Multiplier and divider/multiplyaccumulator |  |  | - 16 bits $\times 16$ bits $=32$ bits (Unsigned or signed) <br> - 32 bits $\div 32$ bits $=32$ bits (Unsigned) <br> - 16 bits $\times 16$ bits +32 bits $=32$ bits (Unsigned or signed) |  |  |  |  |
| DMA controller |  |  | 2 channels |  |  |  |  |
| Vectored interrupt sources |  | Internal | 23 | 23 | 23 | 23 | 23 |
|  |  | External | 4 | 6 | 7 | 7 | 9 |
| Key interrupt |  |  | 4 |  |  |  |  |
| Reset |  |  | - Reset by $\overline{\mathrm{RESET}}$ pin <br> - Internal reset by watchdog timer <br> - Internal reset by power-on-reset <br> - Internal reset by voltage detector <br> - Internal reset by illegal instruction execution Note 2 <br> - Internal reset by RAM parity error <br> - Internal reset by illegal-memory access |  |  |  |  |
| Power-on-reset circuit |  |  | - Power-on-reset: $\quad 1.51 \pm 0.04 \mathrm{~V}$ <br> - Power-down-reset: $1.50 \pm 0.04 \mathrm{~V}$ |  |  |  |  |
| Voltage detector |  |  | - Rising edge : 1.67 V to 4.06 V (14 stages) <br> - Falling edge : 1.63 V to 3.98 V (14 stages) |  |  |  |  |
| On-chip debug function |  |  | Provided |  |  |  |  |
| Power supply voltage |  |  | $\mathrm{V}_{\text {do }}=1.6$ to 5.5 V |  |  |  |  |
| Operating ambient temperature |  |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85{ }^{\circ} \mathrm{C}$ |  |  |  |  |

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).
2. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

## 2. ELECTRICAL SPECIFICATIONS (A, G: $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}$ to $+85^{\circ} \mathrm{C}$ )

This chapter describes the electrical specifications for the products "A: Consumer applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )" and "G: Industrial applications (with $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )".

Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
2. With products not provided with an EVdD, or EVss pin, replace EVdd with Vdd, or replace EVss with Vss.

### 2.1 Absolute Maximum Ratings

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbols | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | $V_{D D}=E V_{D D}$ | -0.5 to +6.5 | V |
|  | EVdo | $V_{D D}=E V_{D D}$ | -0.5 to +6.5 | V |
|  | EVss |  | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 1} \end{gathered}$ | V |
| Input voltage | V11 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | $\begin{aligned} & -0.3 \text { to } E_{D D}+0.3 \\ & \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{aligned}$ | V |
|  | V12 | P60, P61 (N-ch open-drain) | $\begin{gathered} -0.3 \text { to } E_{D D}+0.3 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{gathered}$ | V |
|  | V13 | P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET | -0.3 to $V_{D D}+0.3^{\text {Note } 2}$ | V |
| Output voltage | Vo1 | P10 to P17, P30 to P32, P40 to P43, <br> P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | $\begin{gathered} -0.3 \text { to } E V_{D D}+0.3 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{gathered}$ | V |
|  | Vo2 | P20, P21 | -0.3 to $V_{\text {DD }}+0.3^{\text {Note }} 2$ | V |
| Analog input voltage | V ${ }_{\text {Al1 }}$ | ANI16 to ANI23 | $\begin{aligned} & -0.3 \text { to } E V_{D D}+0.3 \text { and } \\ & -0.3 \text { to } A V_{\operatorname{REF}(+)}+0.3 \end{aligned}$ <br> Notes 2, 3 | V |
|  | VAl2 | ANIO, ANI1 | $\begin{aligned} & -0.3 \text { to } \mathrm{VDD}_{\mathrm{DD}}+0.3 \text { and } \\ & -0.3 \text { to } \mathrm{AV}_{\operatorname{REF}(+)}+0.3 \end{aligned}$ <br> Notes 2, 3 | V |

Notes 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
2. Must be 6.5 V or lower.
3. Do not exceed $A V_{R E f(+)}+0.3 \mathrm{~V}$ in case of $\mathrm{A} / \mathrm{D}$ conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2. $A V_{R E F(+)}$ : + side reference voltage of the $A / D$ converter.
3. Vss: Reference voltage

## Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Parameter | Symbols |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCD voltage | VL1 | VL1 voltage ${ }^{\text {Note } 1}$ |  | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{\mathrm{L} 4}+0.3 \end{gathered}$ | V |
|  | VL2 | VL2 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to V ${ }_{\text {L4 }}+0.3^{\text {Note } 2}$ | V |
|  | VL3 | VL3 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |
|  | VL4 | VL4 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to +6.5 | V |
|  | Vlcap | CAPL, CAPH voltage ${ }^{\text {Note } 1}$ |  | -0.3 to V $\mathrm{V}^{4}+0.3^{\text {Note } 2}$ | V |
|  | Vlout | COM0 to COM7, SEG0 to SEG38, output voltage | External resistance division method | -0.3 to $V_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
|  |  |  | Capacitor split method | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3^{\text {Note } 2}$ |  |
|  |  |  | Internal voltage boosting method | -0.3 to V ${ }^{\text {L }}+0.3^{\text {Note } 2}$ |  |

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the $\mathrm{V}_{\mathrm{L1}}, \mathrm{~V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}$, and $V_{L 4}$ pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) and connect a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) between the CAPL and CAPH pins.
2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

## Absolute Maximum Ratings ( $\mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ )

| Parameter | Symbols | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | Ioh1 | Per pin | ```P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147``` | -40 | mA |
|  |  | Total of all pins - 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | -70 | mA |
|  |  |  | P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 | -100 | mA |
|  | ІOH2 | Per pin | P20, P21 | -0.5 | mA |
|  |  | Total of all pins |  | -1 | mA |
| Output current, low | IoL1 | Per pin | $\begin{aligned} & \text { P10 to P17, P30 to P32, } \\ & \text { P40 to P43, P50 to P54, P60, } \\ & \text { P61, P70 to P74, P120, } \\ & \text { P125 to P127, P130, } \\ & \text { P140 to P147 } \end{aligned}$ | 40 | mA |
|  |  | Total of all pins 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | 70 | mA |
|  |  |  | $\begin{aligned} & \text { P15 to P17, P30 to P32, } \\ & \text { P50 to P54, P60, P61, } \\ & \text { P70 to P74, P125 to P127 } \end{aligned}$ | 100 | mA |
|  | loL2 | Per pin | P20, P21 | 1 | mA |
|  |  | Total of all pins |  | 2 | mA |
| Operating ambient temperature | TA | In normal operation mode |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.2 Oscillator Characteristics

### 2.2.1 X1, XT1 oscillator characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EV} s \mathrm{~F}=0 \mathrm{~V}\right)$

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X1 clock oscillation frequency$(f x)^{\text {Note }}$ | Ceramic resonator/ crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 2.7 \mathrm{~V}$ | 1.0 |  | 16.0 | MHz |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{do}<2.7 \mathrm{~V}$ | 1.0 |  | 8.0 | MHz |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | 1.0 |  | 4.0 | MHz |
| XT1 clock oscillation frequency ( fxT ) ${ }^{\text {Note }}$ | Crystal resonator |  | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to 2.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 2.2.2 On-chip oscillator characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $\left.=0 \mathrm{~V}\right)$

| Oscillators | Parameters | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-speed on-chip oscillator clock frequency Notes 1,2 | fiH |  |  | 1 |  | 24 | MHz |
| High-speed on-chip oscillator clock frequency accuracy |  | -20 to $+85^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | -1 |  | +1 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | -5 |  | +5 | \% |
|  |  | -40 to $-20^{\circ} \mathrm{C}$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | -1.5 |  | +1.5 | \% |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<1.8 \mathrm{~V}$ | -5.5 |  | +5.5 | \% |
| Low-speed on-chip oscillator clock frequency | fil |  |  |  | 15 |  | kHz |
| Low-speed on-chip oscillator clock frequency accuracy |  |  |  | -15 |  | +15 | \% |

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte $(000 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of HOCODIV register.
2. This indicates the oscillator characteristics only. Refer to 2.4 AC Characteristics for instruction execution time.

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EV} s \mathrm{C}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | $\mathrm{loH1}$ | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 |  |  |  |  | $\begin{gathered} -10.0 \\ \text { Note } 2 \end{gathered}$ | mA |
|  |  | ```Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 (When duty = 70% Note 3)``` |  | $4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  | -40.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | -8.0 | mA |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}$ do $<2.7 \mathrm{~V}$ |  |  | -4.0 | mA |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  | -2.0 | mA |
|  |  | Total of P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  | $4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  | -60.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | -15.0 | mA |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  |  | -8.0 | mA |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  | -4.0 | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note } 3}$ ) |  |  |  |  | -100.0 | mA |
|  | Ioh2 | P20, P21 | Per pin |  |  |  | -0.1 | mA |
|  |  |  | Total of all pins | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | -0.2 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the Vod and EVDD pins to an output pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor > 70\% the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=(\mathrm{IoH} \times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and $\mathrm{IoH}=-40.0 \mathrm{~mA}$
Total output current of pins $=(-40.0 \times 0.7) /(80 \times 0.01) \cong-35.0 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EV}$ ss $\left.=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low ${ }^{\text {Note } 1}$ | IoL1 | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 |  |  |  |  | $\begin{aligned} & 20.0 \\ & \text { Note } 2 \end{aligned}$ | mA |
|  |  | Per pin for P60, P61 |  |  |  |  | $15.0{ }^{\text {Note } 2}$ | mA |
|  |  | Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 70.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EVDD}<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  | 4.5 | mA |
|  |  | ```Total of P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 (When duty = 70% Note 3)``` |  | $4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  | 80.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  | 10.0 | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  |  |  |  | 150.0 | mA |
|  | lot2 | P20, P21 | Per pin |  |  |  | 0.4 | mA |
|  |  |  | Total of all pins | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 0.8 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD and EVdo pins to an output pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ Іон $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and loz $=70.0 \mathrm{~mA}$
Total output current of pins $=(70.0 \times 0.7) /(80 \times 0.01) \cong 61.25 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EV} s \mathrm{Cs}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, <br> P125 to P127, P140 to P147 | Normal input buffer | 0.8EVDD |  | $E V_{\text {do }}$ | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | P10, P11, P15, P16 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.2 |  | $E V_{\text {do }}$ | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}$ | 2.0 |  | $E V_{\text {do }}$ | V |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}$ | 1.50 |  | $E V_{\text {do }}$ | V |
|  | $\mathrm{V}_{\mathbf{H}}$ | P20, P21 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | Vod | V |
|  | $\mathrm{V}_{1+4}$ | P60, P61 |  | 0.7 EVDD |  | EVDD | V |
|  | V H5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8 VDD |  | Vdo | V |
| Input voltage, low | VIL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, <br> P125 to P127, P140 to P147 | Normal input buffer | 0 |  | 0.2 EV DD | V |
|  | VIL2 | P10, P11, P15, P16 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq E \mathrm{~V}_{\mathrm{DD}}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | v |
|  |  |  | TTL input buffer $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | v |
|  | Vıı3 | P20, P21 |  | 0 |  | $0.3 \mathrm{Vdo}^{\text {do }}$ | V |
|  | VIL4 | P60, P61 |  | 0 |  | $0.3 E V_{\text {DD }}$ | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2 VdD | V |

## Caution The maximum value of $\mathrm{V}_{\mathrm{ir}}$ of $\mathrm{P} 10, \mathrm{P} 12, \mathrm{P} 15, \mathrm{P} 17$ is EV dd, even in the N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EV} s \mathrm{~s}=0 \mathrm{~V}\right)$
(4/5)

| Items <br> Output voltage, <br> high | SoH1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |

## Caution P10, P12, P15, P17 do not output high level in N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EV} s \mathrm{Cs}=0 \mathrm{~V}\right)$
(5/5)

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147 | $V_{1}=E V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ILIH2 | P20, P21, P137, $\overline{\text { RESET }}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІнн3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $V_{1}=V_{D D}$ | In input port or external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147 | $\mathrm{V}_{1}=E V_{s s}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL2 | P20, P21, P137, RESET | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILIL3 | $\begin{aligned} & \mathrm{P} 121 \text { to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {ss }}$ | In input port or external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pll-up resistance | Ru1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{E} \mathrm{V}_{\text {ss }}$ | SEGxx port |  |  |  |  |  |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 10 | 20 | 100 | $\mathrm{k} \Omega$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}<2.4 \mathrm{~V}$ |  | 10 | 30 | 100 | $\mathrm{k} \Omega$ |
|  | Ru2 |  | Ports other than above (Except for P60, P61, and P130) |  | 10 | 20 | 100 | k $\Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 2.3.2 Supply current characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV} s \mathrm{~s}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD1 | Operating mode | HS (high-speed main) mode ${ }^{\text {Note } 5}$ | $\mathrm{fliH}^{\prime}=24 \mathrm{MHz}^{\text {Note } 3}$ | Basic operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.5 |  | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 1.5 |  | mA |
|  |  |  |  |  | Normal operation | $V_{\text {dD }}=5.0 \mathrm{~V}$ |  | 3.3 | 5.0 | mA |
|  |  |  |  |  |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 3.3 | 5.0 | mA |
|  |  |  |  | $\mathrm{fiH}^{\prime}=16 \mathrm{MHz}{ }^{\text {Note } 3}$ | Normal operation | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.5 | 3.7 | mA |
|  |  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 2.5 | 3.7 | mA |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note } 5}$ | $\mathrm{fiH}^{\prime}=8 \mathrm{MHz}^{\text {Note }} 3$ | Normal operation | $V_{\text {do }}=3.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 1.8 | mA |
|  |  |  | LV (lowvoltage main) mode ${ }^{\text {Note } 5}$ | $\mathrm{fiH}^{\prime}=4 \mathrm{MHz}^{\text {Note }} 3$ | Normal operation | $V_{\text {dD }}=3.0 \mathrm{~V}$ |  | 1.2 | 1.7 | mA |
|  |  |  |  |  |  | $V_{D D}=2.0 \mathrm{~V}$ |  | 1.2 | 1.7 | mA |
|  |  |  | HS (high-speed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.8 | 4.4 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.0 | 4.6 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 2.8 | 4.4 | mA |
|  |  |  |  |  |  | Resonator connection |  | 3.0 | 4.6 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.8 | 2.6 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.8 | 2.6 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.8 | 2.6 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.8 | 2.6 | mA |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note } 5}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 1.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 1.7 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 2}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Normal operation | Square wave input |  | 1.1 | 1.7 | mA |
|  |  |  |  |  |  | Resonator connection |  | 1.1 | 1.7 | mA |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 4} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 3.5 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 3.6 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 4} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 3.6 | 4.9 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 3.7 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 4} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 3.7 | 5.5 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 3.8 | 5.6 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 4} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 3.8 | 6.3 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 3.9 | 6.4 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 4} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Normal operation | Square wave input |  | 4.1 | 7.7 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Resonator connection |  | 4.2 | 7.8 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into $V_{D D}$ and $E V D d$, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVdd or Vss, EVss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz
$2.4 \mathrm{~V} \leq \mathrm{Vod} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz
LS (low-speed main) mode: $1.8 \mathrm{~V} \leq \mathrm{Vdo} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz
LV (low-voltage main) mode: $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $\left.=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IdD2 <br> Note 2 | HALT <br> mode | HS (high-speed main) mode ${ }^{\text {Note } 6}$ | $\mathrm{fiH}=24 \mathrm{MHz}$ Note 4 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 0.44 | 1.28 | mA |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | 0.44 | 1.28 | mA |
|  |  |  |  | $\mathrm{fiH}=16 \mathrm{MHz}$ Note 4 | $V_{D D}=5.0 \mathrm{~V}$ |  | 0.40 | 1.00 | mA |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 0.40 | 1.00 | mA |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note } 6}$ | $\mathrm{fiH}^{\prime}=8 \mathrm{MHz}{ }^{\text {Note } 4}$ | $V_{D D}=3.0 \mathrm{~V}$ |  | 260 | 530 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 260 | 530 | $\mu \mathrm{A}$ |
|  |  |  | LV (low-voltage main) mode ${ }^{\text {Note } 6}$ | $\mathrm{fiH}^{\prime}=4 \mathrm{MHz}{ }^{\text {Note }} 4$ | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$ |  | 420 | 640 | $\mu \mathrm{A}$ |
|  |  |  |  |  | $V_{\text {dD }}=2.0 \mathrm{~V}$ |  | 420 | 640 | $\mu \mathrm{A}$ |
|  |  |  | HS (high-speed main) mode ${ }^{\text {Note } 6}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.00 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 1.17 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=20 \mathrm{MHz} \mathrm{Z}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.00 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 1.17 | mA |
|  |  |  |  | $\begin{aligned} & f_{M X}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 0.60 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 0.67 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{Mx}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 0.60 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 0.67 | mA |
|  |  |  | LS (low-speed main) mode ${ }^{\text {Note } 6}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 95 | 330 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 145 | 380 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=8 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 95 | 330 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 145 | 380 | $\mu \mathrm{A}$ |
|  |  |  | Subsystem clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz} z^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.31 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.50 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz} z^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.37 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.56 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.46 | 1.17 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.65 | 1.36 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\text {SUB }}=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.57 | 1.97 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.76 | 2.16 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.85 | 3.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.04 | 3.56 | $\mu \mathrm{A}$ |
|  | IdD3 | STOP mode ${ }^{\text {Note } 7}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.17 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.23 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.32 | 1.10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.43 | 1.90 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 0.71 | 3.30 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into $V_{D D}$ and $E V D D$, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVdD or Vss, EVss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.
In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1).
6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

| HS (high-speed main) mode: | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz |
| :--- | :--- |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| LS (low-speed main) mode: | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz |
| LV (low-voltage main) mode: | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz |

7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed onchip oscillator operating current | IFIL ${ }^{\text {Note } 1}$ |  |  |  |  | 0.20 |  | $\mu \mathrm{A}$ |
| RTC operating current | IRTC <br> Notes 1, 2, 3 | $\mathrm{fmain}^{\text {is stopped }}$ |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| 12-bit interval timer current | IIT <br> Notes 1, 2, 4 |  |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Watchdog timer operating current | IwdT <br> Notes 1, 2, 5 | $\mathrm{fiL}=15 \mathrm{kHz}$ |  |  |  | 0.24 |  | $\mu \mathrm{A}$ |
| A/D converter operating current |  | When conversion at maximum speed | Normal mode, $\mathrm{AV}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |  | 1.3 | 1.7 | mA |
|  | Notes 1, 6 |  | Low voltage mode, $\mathrm{AV}_{\text {REFP }}=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  |  | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | IADREF Note 1 |  |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| Temperature sensor operating current | ITMPS Note 1 |  |  |  |  | 75.0 |  | $\mu \mathrm{A}$ |
| LVD operating current | Ilvd <br> Notes 1, 7 |  |  |  |  | 0.08 |  | $\mu \mathrm{A}$ |
| Selfprogramming operating current | Ifsp <br> Notes 1, 9 |  |  |  |  | 2.50 | 12.20 | mA |
| BGO operating current | Ibgo <br> Notes 1, 8 |  |  |  |  | 2.00 | 12.20 | mA |
| LCD operating current | LLCD1 <br> Notes 11, 12 | External resistance division method |  | $\begin{aligned} & V_{D D}=E V_{D D}=5.0 \mathrm{~V} \\ & V_{L 4}=5.0 \mathrm{~V} \end{aligned}$ |  | 0.04 | 0.20 | $\mu \mathrm{A}$ |
|  | ILCD2 ${ }^{\text {Note }} 11$ | Internal voltage boosting method |  | $\begin{aligned} & V_{D D}=E V_{D D}=5.0 \mathrm{~V} \\ & V_{L 4}=5.1 \mathrm{~V}(\mathrm{VLCD}=12 \mathrm{H}) \end{aligned}$ |  | 1.12 | 3.70 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & V_{D D}=E V_{D D}=3.0 \mathrm{~V} \\ & V_{L 4}=3.0 \mathrm{~V}(\mathrm{VLCD}=04 \mathrm{H}) \end{aligned}$ |  | 0.63 | 2.20 | $\mu \mathrm{A}$ |
|  | ILCD3 ${ }^{\text {Note }} 11$ | Capacitor split method |  | $\begin{aligned} & V_{D D}=E V D D=3.0 \mathrm{~V} \\ & V_{L 4}=3.0 \mathrm{~V} \end{aligned}$ |  | 0.12 | 0.50 | $\mu \mathrm{A}$ |
| SNOOZE <br> operating current | Isnoz Note 1 | ADC operation | The mode is performed ${ }^{\text {Note } 10}$ |  |  | 0.50 | 0.60 | mA |
|  |  |  | he A/D conversi erformed, Low 3.0 V | operations are tage mode, $A V_{\text {refp }}=V_{D D}$ |  | 1.20 | 1.44 | mA |
|  |  | Simplified SPI (CSI)/UART operation |  |  |  | 0.70 | 0.84 | mA |

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to Vdd.
2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IdD2, and Irtc, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IdD2 subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IdD1 or IdD2, and IIt, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFll should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IdD1, IdD2 or IdD3 and Iwdt when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of ldod, IdD2 or Iddз and ILvd when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mod.
11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (LLCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
The TYP. value and MAX. value are following conditions.

- When fsus is selected for system clock, LCD clock $=128 \mathrm{~Hz}($ LCDC0 $=07 \mathrm{H})$
- 4-Time-Slice, $1 / 3$ Bias Method

12. Not including the current that flows through the external divider resistor when the external resistance division method is used.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency
2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
3. fсLк: CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

### 2.4 AC Characteristics

### 2.4.1 Basic operation

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{Ss}}=\mathrm{EV} \mathrm{Ss}=0 \mathrm{~V}$ )


Remark fмск: Timer array unit operation clock frequency
(Operation clock to be set by the CKSOn bit of timer mode register On (TMROn). $n$ : Channel number ( $\mathrm{n}=0$ to 7 ))

## Minimum Instruction Execution Time during Main System Clock Operation




Tcy vs VDD (LV (low-voltage main) mode)


## AC Timing Test Points



## External System Clock Timing



## TI/TO Timing



## Interrupt Request Input Timing



Key Interrupt Input Timing


RESET Input Timing


### 2.5 Peripheral Functions Characteristics

## AC Timing Test Points



### 2.5.1 Serial array unit

(1) During communication at same potential (UART mode)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ Ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speedmain) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Transfer rate ${ }^{\text {Note } 1}$ |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\mathrm{fmck}^{\prime} 6$ |  | fмск/6 |  | fmck/6 | bps |
|  |  | Theoretical value of the maximum transfer rate $\mathrm{fmCK}=\mathrm{fcLK}^{\text {Note }} 2$ |  | 4.0 |  | 1.3 |  | 0.6 | Mbps |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VDD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  | $\mathrm{fmck}^{\text {/6 }}$ |  | fmck/6 | bps |
|  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\mathrm{MCK}}=\mathrm{f}_{\mathrm{CLK}} \text { Note } 2$ |  |  |  | 1.3 |  | 0.6 | Mbps |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | fmck/6 | bps |
|  |  | Theoretical value of the maximum transfer rate $\mathrm{fmCK}=\mathrm{fcLK}^{\text {Note }} 2$ |  |  |  |  |  | 0.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: $\quad 24 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
$16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LS (low-speed main) mode: $\quad 8 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
LV (low-voltage main) mode: $\quad 4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{Vdo} \leq 5.5 \mathrm{~V})$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remarks 1. $\mathrm{q}: ~$ UART number $(\mathrm{q}=0)$, g : PIM and POM number $(\mathrm{g}=1)$
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm})$ and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ))
(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage <br> main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} 167 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{gathered} 500 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | $\begin{aligned} & 250 \\ & \text { Note } 1 \end{aligned}$ |  | $\begin{gathered} 500 \\ \text { Note } 1 \end{gathered}$ |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | $\begin{gathered} 500 \\ \text { Note } 1 \end{gathered}$ |  | $1000$ <br> Note 1 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | $\begin{aligned} & 1000 \\ & \text { Note } 1 \end{aligned}$ |  | ns |
| SCKp high-/low-level width | tkH1, tkl1 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -12 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkCy}_{1} / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcry} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{1 / 2} \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkCy}_{1} / 2 \\ -38 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}}^{1} 1 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | $\begin{aligned} & \mathrm{tkCy} 1 / 2 \\ & -100 \end{aligned}$ |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) <br> Note 2 | tsik1 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 44 |  | 110 |  | 110 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 75 |  | 110 |  | 110 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 110 |  | 110 |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 220 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) Note 3 | tksı11 | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 19 |  | 19 |  | 19 |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{5} 5.5 \mathrm{~V}$ |  |  |  | 19 |  | 19 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 19 |  |  |
| Delay time from SCKp $\downarrow$ to SOp output Note 4 | tksO1 | $\mathrm{C}=30 \mathrm{pF}$ <br> Note 5 | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 25 |  | 25 |  |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 25 |  |

Notes 1. For CSIO0, set a cycle of $2 / \mathrm{fmck}$ or longer. For CSIO1, set a cycle of $4 / \mathrm{fmck}$ or longer.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
5. $C$ is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register $\mathbf{g}$ (POMg).
(Remarks are listed on the next page.)

Page 52 of 152

Remarks 1. $p$ : CSI number $(p=00,01), m$ : Unit number $(m=0), n$ : Channel number $(n=0,1)$, $\mathrm{g}:$ PIM and POM numbers ( $\mathrm{g}=1$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
m : Unit number, n : Channel number $(\mathrm{mn}=00,01)$ )
(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 5}$ | tксү2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 20 MHz < fмск | 8/fmск |  |  |  |  |  | ns |
|  |  |  | fmck $\leq 20 \mathrm{MHz}$ | 6/fmск |  | 6/fмск |  | 6/fıск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$ | 16 MHz < fмск | 8/fmск |  |  |  |  |  | ns |
|  |  |  | $\mathrm{fmck} \leq 16 \mathrm{MHz}$ | 6/fıск |  | 6/fмск |  | 6/fмск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 6/fmск <br> and 500 |  | 6/fмск |  | 6/fмск |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.4 \mathrm{~V}$ |  |  |  | 6/fмск |  | 6/fмск |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  |  |  |  | 6/fмск |  | ns |
| SCKp high-llow-level width | $\begin{aligned} & \text { tкH2, } \\ & \text { tкL2 } \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { tксүу } 2 / 2-7 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kCY}} \mathrm{l} / 2 \\ -7 \end{gathered}$ |  | $\begin{gathered} t_{\kappa C Y} / 2 \\ -7 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq E V_{\text {dD }}<4.0 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{k} \mathrm{Cy}} \mathrm{z} / 2 \\ -8 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kCY}} \mathrm{C} / 2 \\ -8 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{kCy}} \mathrm{l} / 2 \\ -8 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $<2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{k}} / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{t}} / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \mathrm{t}_{\mathrm{KCY}} \mathrm{z} / 2 \\ -18 \end{gathered}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}$ DD $<2.4 \mathrm{~V}$ |  |  |  | $\begin{gathered} \mathrm{tkcy}_{\mathrm{k}} / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkč} 2 / 2 \\ -18 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  |  |  |  | $\begin{gathered} \mathrm{tkCr}_{2} / 2 \\ -66 \end{gathered}$ |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 1}$ | tsik2 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск <br> $+20$ |  | $\begin{aligned} & 1 / \mathrm{fmck} \\ & +30 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{fmCK} \\ & +30 \\ & \hline \end{aligned}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $<2.7 \mathrm{~V}$ |  | $\begin{aligned} & 1 / \text { fмск } \\ & +30 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +30 \end{aligned}$ |  | $\begin{aligned} & 1 / \mathrm{fmCK} \\ & +30 \end{aligned}$ |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<2.4 \mathrm{~V}$ |  |  |  | $\begin{aligned} & 1 / \mathrm{fmck} \\ & +30 \end{aligned}$ |  | 1/fmск <br> $+30$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  |  |  |  | $\begin{aligned} & 1 / f \mathrm{f} с \mathrm{~K} \\ & +40 \end{aligned}$ |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tks12 | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +31 \end{aligned}$ |  | $\begin{aligned} & \text { 1/fмск } \\ & +31 \end{aligned}$ |  | $\begin{aligned} & 1 / f \mathrm{fcK} \\ & +31 \end{aligned}$ |  | ns |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.4 \mathrm{~V}$ |  |  |  | $\begin{gathered} \text { 1/fmск } \\ +31 \end{gathered}$ |  | $\begin{gathered} 1 / \mathrm{fmCK} \\ +31 \end{gathered}$ |  | ns |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<1.8 \mathrm{~V}$ |  |  |  |  |  | 1/fmск <br> $+$ 250 |  | ns |

(Notes, Caution, and Remarks are listed on the next page.)

| (3) During co input) $\left(\mathrm{T}_{\mathrm{A}}=-401\right.$ | unication <br> $5^{\circ} \mathrm{C}, 1.6$ | at same po $V \leq E V_{D D}=V_{D D}$ | ntial (Simplified $\leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVs}$ | $=0 \mathrm{~V})$ | mode) | (slave | od | SCK | exte | nal clock (2/2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions |  | HS <br> (high- <br> speed <br> main) <br> Mode | $\begin{gathered} \text { LS (low- } \\ \text { speed } \\ \text { main) } \\ \text { Mode } \end{gathered}$ | LV (low- <br> voltage <br> main) <br> Mode | Unit | Para meter | Symbol | Conditions |
| Delay time from SCKp $\downarrow$ to SOp output Note 3 | tkso2 | $\mathrm{C}=30 \mathrm{pF}$ Note 4 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $\begin{gathered} \text { 2/fмск } \\ +44 \end{gathered}$ |  | $\begin{aligned} & 2 / f m c k \\ & +110 \end{aligned}$ |  | $\begin{aligned} & 2 / f \text { мск } \\ & +110 \end{aligned}$ | ns |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  | $\begin{gathered} 2 / f \text { мск } \\ +44 \end{gathered}$ |  | $\begin{aligned} & 2 / f м с к \\ & +110 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +110 \end{aligned}$ | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<2.7 \mathrm{~V}$ |  | $\begin{gathered} 2 / \text { fмск } \\ +75 \end{gathered}$ |  | $\begin{aligned} & 2 / f m с к \\ & +110 \end{aligned}$ |  | $\begin{aligned} & 2 / f \text { мск } \\ & +110 \end{aligned}$ | ns |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.4 \mathrm{~V}$ |  |  |  | $\begin{aligned} & 2 / f m с к \\ & +110 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +110 \end{aligned}$ | ns |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<1.8 \mathrm{~V}$ |  |  |  |  |  | $\begin{aligned} & 2 / f m с к \\ & +220 \end{aligned}$ | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. $C$ is the load capacitance of the SCKp and SOp output lines.
5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $p$ : CSI number ( $p=00,01$ ), $m$ : Unit number ( $m=0$ ),
n : Channel number $(\mathrm{n}=0,1)$, g : PIM number $(\mathrm{g}=1)$
2. fmск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register $m n(S M R m n) . m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ) )

Simplified SPI (CSI) mode connection diagram (during communication at same potential)


Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0 .)


Remarks 1. p : CSI number $(\mathrm{p}=00,01)$
2. $m$ : Unit number, $n$ : Channel number $(m n=00,01)$
(4) Communication at different potential (1.8 V, 2.5 V, 3 V ) (UART mode)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{dd}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V} s=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | fмск/6 <br> Note 1 |  | fмck/6 <br> Note 1 |  | fмck/6 <br> Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\text {MCK }}=$ ffLK $^{\text {Note }} 3$ |  | 4.0 |  | 1.3 |  | 0.6 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | fмск/6 <br> Note 1 |  | fmck/6 <br> Note 1 |  | fmck/6 <br> Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fmCK}_{\mathrm{MCK}}=\mathrm{fcLK}^{\text {Note }} 3$ |  | 4.0 |  | 1.3 |  | 0.6 | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | fмск/6 <br> Note 1 |  | fMck/6 <br> Note 1 |  | fmck/6 <br> Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $f_{\text {mck }}=\mathrm{f}_{\mathrm{CLK}} \text { Note } 3$ |  | 4.0 |  | 1.3 |  | 0.6 | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{~V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  |  | fмск/6 <br> Notes 1,2 |  | fмck/6 <br> Notes 1,2 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fmck}=\mathrm{fcLK}^{\text {Note }} 3$ |  |  |  | 1.3 |  | 0.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. Use it with $E V_{D D} \geq V_{b}$.
3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: $\quad 24 \mathrm{MHz}\left(2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\right)$
$16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{Vdo} \leq 5.5 \mathrm{~V})$
LS (low-speed main) mode: $\quad 8 \mathrm{MHz}(1.8 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V})$
LV (low-voltage main) mode: $\quad 4 \mathrm{MHz}(1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vid tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{V}[\mathrm{V}]$ : Communication line voltage
2. $\mathrm{q}:$ UART number $(\mathrm{q}=0), \mathrm{g}$ : PIM and POM number $(\mathrm{g}=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n : Channel number ( $\mathrm{mn}=00,01$ )
(4) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V} s \mathrm{E}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | Note 1 |  | Note 1 |  | Note 1 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V} \end{aligned}$ |  | $2.8{ }^{\text {Note } 2}$ |  | $2.8{ }^{\text {Note } 2}$ |  | $2.8{ }^{\text {Note } 2}$ | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | Note 3 |  | Note 3 |  | Note 3 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V} \end{aligned}$ |  | $1.2^{\text {Note } 4}$ |  | $1.2^{\text {Note } 4}$ |  | $1.2{ }^{\text {Note } 4}$ | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<3.3 \mathrm{~V} \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | Note 6 |  | Note 6 |  | Note 6 | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{b}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V} \end{aligned}$ |  | $0.43^{\text {Note } 7}$ |  | $0.43^{\text {Note } 7}$ |  | $0.43{ }^{\text {Note } 7}$ | Mbps |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<3.3 \mathrm{~V} \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  |  | Notes $5,6$ |  | Notes $5,6$ | bps |
|  |  |  | Theoretical value of the maximum transfer rate $\begin{aligned} & \mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V} \end{aligned}$ |  |  |  | $0.43^{\text {Note } 7}$ |  | $0.43^{\text {Note } 7}$ | Mbps |

Notes 1. The smaller maximum transfer rate derived by using fмск/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{\mathrm{~V}_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
3. The smaller maximum transfer rate derived by using fмcк/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{EVDD}<4.0 \mathrm{~V}$ and $2.3 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
5. Use it with $E V_{D D} \geq V_{b}$.
6. The smaller maximum transfer rate derived by using fMcк/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{<}<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{Cb}_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100[\%]$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vod tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)


UART mode bit width (during communication at different potential) (reference)


Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line ( TxDq ) pull-up resistance,
$\mathrm{C}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( TxDq ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $\mathrm{q}: ~$ UART number $(\mathrm{q}=0,1), \mathrm{g}: \mathrm{PIM}$ and POM number $(g=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm}$ ) and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ))
(5) Communication at different potential (2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSIOO only)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (highspeed main) <br> Mode |  | LS (low-speed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | tkcy $1 \geq 2 / f$ fck | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | $200$ <br> Note 1 |  | 1150 Note 1 |  | $1150$ <br> Note 1 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | $300$ <br> Note 1 |  | $1150$ <br> Note 1 |  | $1150$ <br> Note 1 |  | ns |
| SCKp high-level width | tKH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \mathrm{tkCy} 1 / 2 \\ -50 \end{gathered}\right.$ |  | $\begin{gathered} \mathrm{tkCr} 1 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{tkCy}_{1} / 2 \\ & -120 \end{aligned}$ |  | $\begin{aligned} & \mathrm{tkCr}_{1} / 2 \\ & -120 \end{aligned}$ |  | ns |
| SCKp low-level width | tkL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{array}{\|c} \mathrm{t}_{\mathrm{t} \subset \mathrm{C} 1} / 2 \\ -7 \end{array}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { tкč1/2 } \\ -10 \end{array}$ |  | $\begin{gathered} \mathrm{tkCr}_{1} / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkCy}_{1} / 2 \\ -50 \end{gathered}$ |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tsik1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 58 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 121 |  | 479 |  | 479 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 2 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | 60 |  | 60 |  | 60 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | 130 |  | 130 |  | 130 | ns |
| Slp setup time (to SCKp $\downarrow$ ) ${ }^{\text {Note } 3}$ | tsıK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 23 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & <4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 33 |  | 110 |  | 110 |  | ns |
| Slp hold time (from SCKp $\downarrow$ ) Note 3 | tks11 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \\ & \mathrm{Cb}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{R} \end{aligned}$ | $\begin{aligned} & \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & <4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 10 |  | 10 |  | 10 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output Note 3 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \\ & \mathrm{C}_{\mathrm{b}}=20 \mathrm{pF}, \mathrm{~F} \end{aligned}$ | $\begin{aligned} & <4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 10 |  | 10 |  | 10 | ns |

(Notes, Caution and Remarks are listed on the next page.)

Notes 1. For CSIOO, set a cycle of $2 / f$ ммск or longer. For CSI01, set a cycle of $4 /$ fмск or longer.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
3. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance, $\mathrm{C}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, g : PIM and POM number ( $\mathrm{g}=1$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register $m n(S M R m n) . m$ : Unit number, $n$ : Channel number ( $m n=00,01$ )
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/3)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (highspeed main) Mode |  | LS (low-speed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tkCY}^{1} \geq 4 / \mathrm{fcLK}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 300 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 500 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{2}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 1150 |  | 1150 |  | 1150 |  | ns |
|  |  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{2}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note }, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 1150 |  | 1150 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \text { tксү1 } 12 \\ -75 \end{gathered}\right.$ |  | $\begin{gathered} \mathrm{tkCy} 1 / 2 \\ -75 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { tксү1 } 12 \\ -75 \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDD}_{\mathrm{D}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{tkCy} 1 / 2 \\ & -170 \end{aligned}$ |  |  |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{t} \times \mathrm{Cr} 1 / 2 \\ & -458 \end{aligned}$ |  | $\begin{aligned} & \mathrm{tkcy} 1 / 2 \\ & -458 \end{aligned}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDD}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note }}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{aligned} & \text { tkCrı1/2 } \\ & -458 \end{aligned}$ |  | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { tксү1 } \\ -458 \end{array}$ |  | ns |
| SCKp low-level width | tkL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \mathrm{tkCr} 1 / 2 \\ -12 \end{gathered}\right.$ |  | $\begin{gathered} \mathrm{tkCy}_{\mathrm{k}}^{1} 2 \\ -50 \end{gathered}$ |  | $\begin{array}{\|c} \hline \mathrm{tkCr} 1 / 2 \\ -50 \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{array}{\|c} \hline \text { tкč1/2 } \\ -18 \end{array}$ |  | $\mathrm{tkCr}_{1} / 2$ $-50$ |  | $\begin{array}{\|c} \mathrm{tkCy} 1 / 2 \\ -50 \end{array}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \mathrm{tkcy} 1 / 2 \\ -50 \end{gathered}\right.$ |  | $\begin{gathered} \mathrm{tkCy} 1 / 2 \\ -50 \end{gathered}$ |  | tкCy1/2 $-50$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note }}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{gathered} \mathrm{tkCy}_{1} / 2 \\ -50 \end{gathered}$ |  | $\begin{array}{\|c} \mid \mathrm{tkcy} 1 / 2 \\ -50 \end{array}$ |  | ns |

Note Use it with $E V_{D D} \geq V_{b}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (32-pin to 52pin products)/EVdD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/3)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (highspeed main) Mode |  | LS (lowspeed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Slp setup time (to SCKp $\uparrow$ ) Note 1 | tsık1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 81 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 177 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 479 |  | 479 |  | 479 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 3,} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  |  | 479 |  | 479 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) Note 1 | tкSI1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V} \leq 2.0 \mathrm{~V}^{\text {Note } 3,} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 1 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 100 |  | 100 |  | 100 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 195 |  | 195 |  | 195 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 483 |  | 483 |  | 483 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 3,} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, R_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | 483 |  | 483 | ns |
| Slp setup time (to SCKp $\downarrow$ ) ${ }^{\text {Note } 2}$ | tsIK1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 44 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 110 |  | 110 |  | 110 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 3,} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 110 |  | 110 |  | ns |

Notes

1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
2. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. Use it with $E V_{D D} \geq V_{b}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (Vdo tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For ViH and VIL, see the DC characteristics with TTL input buffer selected.
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (3/3)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (highspeed main) <br> Mode |  | LS (lowspeed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Slp hold time (from SCKp $\downarrow$ ) Note 2 | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 19 |  | 19 |  | 19 |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 3, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 19 |  | 19 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output Note 2 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 25 |  | 25 |  | 25 | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 3, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | 25 |  | 25 | ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
2. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. Use it with $E V_{D D} \geq V_{b}$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ ( PIMg ) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{iH}}$ and $\mathrm{V}_{\mathrm{L}}$, see the DC characteristics with TTL input buffer selected.

## Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line (SCKp, SOp) pull-up resistance, $\mathrm{Cb}[\mathrm{F}]$ : Communication line (SCKp, SOp) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. p : CSI number $(\mathrm{p}=00,01)$, m : Unit number $(\mathrm{m}=0)$, n : Channel number $(\mathrm{n}=0,1), \mathrm{g}:$ PIM and POM number $(\mathrm{g}=1)$
3. $\mathrm{fm}_{\mathrm{c}}$ : Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm}$ ) and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ )

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1 .)


Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remark $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$,
g : PIM and POM number ( $\mathrm{g}=1$ )
(7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ Ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (highspeed main) mode |  | LS (low-speed main) mode |  | LV (lowvoltage main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 1}$ | tkcy2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{Do}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<$ fıck $^{5} 24 \mathrm{MHz}$ | 12/fмск |  |  |  |  |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmck}^{5} 20 \mathrm{MHz}$ | 10/fmск |  |  |  |  |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fıck $^{5} 8 \mathrm{MHz}$ | 8/ғмск |  | 16/fмск |  |  |  | ns |
|  |  |  | fmak $\leq 4 \mathrm{MHz}$ | 6/fмск |  | 10/fıck |  | 10/fıск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<\mathrm{fmack}^{5} 24 \mathrm{MHz}$ | 16/fmск |  |  |  |  |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{fmac} \leq 20 \mathrm{MHz}$ | 14/fмск |  |  |  |  |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmck}^{1} \leq 16 \mathrm{MHz}$ | 12/fмск |  |  |  |  |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fnck $\leq 8 \mathrm{MHz}$ | 8/fмск |  | 16/fиск |  |  |  | ns |
|  |  |  | fnck $\leq 4 \mathrm{MHz}$ | 6/fмск |  | 10/fıск |  | 10/fпск |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \end{aligned}$ | $20 \mathrm{MHz}<\mathrm{ffuck}^{5} 24 \mathrm{MHz}$ | 36/7мск |  |  |  |  |  | ns |
|  |  |  | $16 \mathrm{MHz}<\mathrm{fmack}^{5} 20 \mathrm{MHz}$ | 32/fиск |  |  |  |  |  | ns |
|  |  |  | $8 \mathrm{MHz}<$ fuck $\leq 16 \mathrm{MHz}$ | 26/fмск |  |  |  |  |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmack}^{5} 8 \mathrm{MHz}$ | 16/fмск |  | 16/fıck |  |  |  | ns |
|  |  |  | fmak $\leq 4 \mathrm{MHz}$ | 10/fмск |  | 10/fмск |  | 10/fıск |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note } 2} \end{aligned}$ | $4 \mathrm{MHz}<\mathrm{fmack}^{5} 8 \mathrm{MHz}$ |  |  | 16/fıск |  |  |  | ns |
|  |  |  | fmak $\leq 4 \mathrm{MHz}$ |  |  | 10/fıск |  | 10/fmск |  | ns |
| SCKp high-/low-level width | tкнг,tKL2 | $4.0 \mathrm{~V} \leq \mathrm{EVDD}^{5} 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkcr} 2 / 2 \\ -12 \end{gathered}$ |  | $\begin{gathered} \hline \text { tkcy } 2 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcr} \mathrm{z}_{2} / 2 \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \text { tkcr } 2 / 2 \\ -18 \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{tkcr} 2 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \hline \text { tkcry2/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{tkcr} 2 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \mathrm{tkcr} 2 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { ťCyry/2 } \\ -50 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}^{\text {Note 2 }} \end{aligned}$ |  |  |  | $\begin{gathered} \mathrm{tkcr} 2 / 2 \\ -50 \end{gathered}$ |  | $\begin{gathered} \text { tKCry/2 } \\ -50 \end{gathered}$ |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) Note 3 | tsik2 | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | $\begin{gathered} \text { 1/fuck+ } \\ 20 \end{gathered}$ |  | $\begin{array}{\|c} \text { 1/fuck+ } \\ 30 \end{array}$ |  | $\begin{gathered} \text { 1/fwor + } \\ 30 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | $\begin{array}{\|c} \text { 1/fuck + } \\ 20 \end{array}$ |  | $\begin{array}{\|c} \text { 1/fuck + } \\ 30 \end{array}$ |  | $\begin{gathered} \text { 1/fwac + } \\ 30 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | $\begin{array}{\|c\|} \hline \text { 1/fivck }+ \\ 30 \end{array}$ |  | $\begin{array}{\|c\|} \hline \text { 1/fuck+ } \\ 30 \end{array}$ |  | $\begin{gathered} \text { 1/fwor + } \\ 30 \end{gathered}$ |  | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \text { DD }<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2 \end{aligned}$ |  |  |  | $\begin{array}{\|c} \text { 1/fuck + } \\ 30 \end{array}$ |  | $\begin{gathered} \text { 1/fwac + } \\ 30 \end{gathered}$ |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 4}$ | tks ${ }^{2}$ | $4.0 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$ |  | $\begin{array}{\|c\|} \hline 1 / \mathrm{fvck}+ \\ 31 \end{array}$ |  | $\begin{array}{\|c} \hline \text { 1/fuck+ } \\ 31 \end{array}$ |  | $\begin{gathered} \text { 1/fwax + } \\ 31 \end{gathered}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ |  | $\begin{array}{c\|} \hline \text { 1/fwoc }+ \\ 31 \end{array}$ |  | $\begin{array}{\|c} \hline 1 / \text { wnck+ } \\ 31 \end{array}$ |  | $\begin{gathered} \text { 1/fuck + } \\ 31 \end{gathered}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$ |  | $\begin{gathered} \text { 1/fwor }+ \\ 31 \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { 1/fuck+ } \\ 31 \end{array}$ |  | $\begin{gathered} \text { 1/fwor + } \\ 31 \end{gathered}$ |  | ns |
|  |  | $\begin{array}{\|l\|} 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<3.3 \mathrm{~V}, \\ 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2 \end{array}$ |  |  |  | $\begin{array}{\|c} \hline 1 / \text { wnck+ } \\ 31 \end{array}$ |  | $\begin{gathered} \text { 1/fuck + } \\ 31 \end{gathered}$ |  | ns |

(Notes, Caution and Remarks are listed on the next page.)
(7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
( $\mathrm{A}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (highspeed main) mode |  | $\begin{array}{\|c\|} \text { LS (low-speed } \\ \text { main) mode } \end{array}$ |  | LV (lowvoltage main) mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Delay time from SCKp $\downarrow$ to SOp output Note 5 | tKso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 2 / \text { fмск } \\ & +120 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & \text { 2/fмск } \\ & +214 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к к \\ & +573 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & \text { 2/fмскк } \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к к \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ | ns |
|  |  | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \text { Note } 2, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ |  | $\begin{aligned} & 2 / f м с к \\ & +573 \end{aligned}$ | ns |

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
2. Use it with $E V_{D D} \geq V_{b}$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
5. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (Vdo tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Simplified SPI (CSI) mode connection diagram (during communication at different potential)


Remarks 1. $\mathrm{R}_{\mathrm{b}}[\Omega]$ :Communication line ( SOp ) pull-up resistance, $\mathrm{C}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( SOp ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$,
g : PIM and POM number ( $\mathrm{g}=1$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m ( SPSm ) and the CKSmn bit of serial mode register $m n(S M R m n) . m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ) )

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remark $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$,
g : PIM and POM number ( $\mathrm{g}=1$ )

### 2.5.2 Serial interface IICA

## (1) $\mathrm{I}^{2} \mathrm{C}$ standard mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (highspeed main) Mode |  | LS (low-speedmain) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MIN. | MAX. | MIN. |  |
| SCLA0 clock frequency | fscl | Standard mode:$\mathrm{fcLk} \geq 1 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 | 100 | 0 | 100 | 0 | 100 | kHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ | 0 | 100 | 0 | 100 | 0 | 100 |  |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 0 | 100 | 0 | 100 |  |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  | 0 | 100 |  |
| Setup time of restart condition | tsu:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.7 |  |  |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.0 |  |  |
| Hold time when SCLA0 = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.7 |  |  |
| Hold time when SCLA0 = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.0 |  |  |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 250 |  | 250 |  | 250 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 250 |  | 250 |  | 250 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 250 |  | 250 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 250 |  |  |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0 | 3.45 | 0 | 3.45 |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 0 | 3.45 |  |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.0 |  | 4.0 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.0 |  |  |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.7 |  | 4.7 |  |  |
|  |  | $1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  |  |  | 4.7 |  |  |

(Notes and Remark are listed on the next page.)
$<R>\quad$ Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thD:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega$

## (2) $I^{2} C$ fast mode

## ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (highspeed main) Mode |  | LS (low-speed main) Mode |  | LV (lowvoltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MIN. | MAX. | MIN. |  |
| SCLA0 clock frequency | fscL | Fast mode: fcLk $\geq 3.5$ MHz | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ | 0 | 400 | 0 | 400 | 0 | 400 |  |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{5} 5.5 \mathrm{~V}$ |  |  | 0 | 400 | 0 | 400 |  |
| Setup time of restart condition | tsu:sta | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0.6 |  | 0.6 |  |  |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0.6 |  | 0.6 |  |  |
| Hold time when SCLA0 $=$ " L " | tıow | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 1.3 |  | 1.3 |  |  |
| Hold time when SCLA0 $=$ " ${ }^{\prime \prime}$ | thigh | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0.6 |  | 0.6 |  |  |
| Data setup time (reception) | tsu:dAT | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 100 |  | 100 |  | 100 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 100 |  | 100 |  |  |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thi:dat | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0 | 0.9 | 0 | 0.9 |  |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | 0.6 |  | 0.6 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 0.6 |  | 0.6 |  |  |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 1.3 |  | 1.3 |  | 1.3 |  |  |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  |  | 1.3 |  | 1.3 |  |  |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $\quad \mathrm{C}_{\mathrm{b}}=320 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=1.1 \mathrm{k} \Omega$

## (3) $I^{2} C$ fast mode plus

( $\mathrm{TA}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | LS (low-speed main) Mode |  | LV (low-voltage main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| SCLAO clock frequency | fscl | Fast mode plus: $\mathrm{fcLk} \geq 10 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 | 1000 | - |  | - |  | kHz |
| Setup time of restart condition | tsu:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{S}$ |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.5 |  | - |  | - |  | $\mu \mathrm{S}$ |
| Hold time when SCLA0 = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 50 |  | - |  | - |  | $\mu \mathrm{S}$ |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0 | 0.45 | - |  | - |  | $\mu \mathrm{s}$ |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.26 |  | - |  | - |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuf | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.5 |  | - |  | - |  | $\mu \mathrm{S}$ |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thd:dAt is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (loh1, loli, Voh1, Vol1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $\mathrm{C}_{\mathrm{b}}=120 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=1.1 \mathrm{k} \Omega$

IICA serial transfer timing


### 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | Reference Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | Reference voltage ( + ) $=\mathrm{AV}$ REFP <br> Reference voltage (-) = AVREFM | Reference voltage ( + ) $=\mathrm{V}_{\mathrm{DD}}$ <br> Reference voltage (-) = Vss | Reference voltage ( + ) $=\mathrm{V}_{\mathrm{BGR}}$ <br> Reference voltage (-) = AVREFM |
| ANIO, ANI1 | - | Refer to 2.6.1 (3). | Refer to 2.6.1 (4). |
| ANI16 to ANI23 | Refer to 2.6.1 (2). |  |  |
| Internal reference voltage <br> Temperature sensor output voltage | Refer to 2.6.1 (1). |  | - |

(1) When reference voltage ( + ) $=$ AVREFP/ANIO (ADREFP1 $=0$, ADREFP0 $=1$ ), reference voltage ( - ) $=$ AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq \mathrm{VDD}^{\mathrm{L}} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}$, Reference voltage $(+)=$ AV Refp, Reference voltage ( - ) $=A V_{\text {Refm }}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution$A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 3.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}^{\text {Note } 4}$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{Vdo} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{S}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error ${ }^{\text {Notes 1, } 2}$ | $\mathrm{E}_{\text {zs }}$ | 10-bit resolution$A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 0.50$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | $\mathrm{E}_{\text {FS }}$ | 10-bit resolution$A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ Note 4 |  |  | $\pm 0.50$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{\text {DD }}{ }^{\text {Note }} 3$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}^{\text {Note }} 4$ |  |  | $\pm 5.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 10-bit resolution$A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}^{\text {Note } 4}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | VAIN | Internal reference voltage <br> ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{b G R}{ }^{\text {Note }} 5$ |  |  | V |
|  | VBGR | Temperature sensor output voltage ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  |  | $\mathrm{V}_{\text {TMPS } 25}{ }^{\text {Note }} 5$ |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {REFP }}$ < $V_{d D}$, the MAX. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {refp }}=V_{\text {dd }}$.
Zero-scale error/Full-scale error: Add $\pm 0.05 \%$ FSR to the MAX. value when $A V_{R E F P}=V_{D D}$.
Integral linearity error/Differential linearity error: Add $\pm 0.5$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{D D}$.
4. Values when the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
5. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
(2) When reference voltage (+) = AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq \mathrm{VDD}^{\mathrm{C}} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $=0 \mathrm{~V}$, Reference voltage $(+)=$ $A V_{\text {REFP, }}$ Reference voltage ( - ) $=A V_{\text {Refm }}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> $A V_{\text {REFP }}=E V_{D D}=V_{D D}$ Note 3 | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 5.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq A V_{\text {REFP }} \leq 5.5 \mathrm{~V}$ <br> Note 4 |  | 1.2 | $\pm 8.5$ | LSB |
| Conversion time | tconv | 10-bit resolution$\mathrm{A} \mathrm{~V}_{\text {REFP }}=\mathrm{E} \mathrm{VDD}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \text { Note } 3$ | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{S}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{S}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 57 |  | 95 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes } 1,2}$ | Ezs | 10-bit resolution <br> $A V_{\text {REFP }}=E V_{D D}=V_{D D}{ }^{\text {Note }} 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq A V_{\text {REFP }} \leq 5.5 \mathrm{~V} \\ & \text { Note } 4 \end{aligned}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | $\mathrm{EFS}_{\text {S }}$ | 10-bit resolution$A V_{R E F P}=E V_{D D}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq A V_{\text {REFP }} \leq 5.5 \mathrm{~V} \\ & \text { Note } 4 \end{aligned}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution$A V_{\text {REFP }}=E V_{D D}=V_{D D}{ }^{\text {Note } 3}$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REFP}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
|  |  |  | $\begin{aligned} & \text { 1.6 } \mathrm{V} \leq A V_{\mathrm{REFP}} \leq 5.5 \mathrm{~V} \\ & \text { Note } 4 \end{aligned}$ |  |  | $\pm 6.0$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution <br> $A V_{\text {REFP }}=E V_{D D}=V_{D D}{ }^{\text {Note }} 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
|  |  |  | $\begin{aligned} & 1.6 \mathrm{~V} \leq \mathrm{A} \bigvee_{\text {REFP }} \leq 5.5 \mathrm{~V} \\ & \text { Note } 4 \end{aligned}$ |  |  | $\pm 2.5$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ |  |  | 0 |  | $A V_{\text {refp }}$ <br> and EVDD | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{\text {Refp }}<E V_{D D}=V_{d D}$, the MAX. values are as follows.

Overall error: Add $\pm 4.0$ LSB to the MAX. value when $A V_{R E F P}=V_{D D}$.
Zero-scale error/Full-scale error: Add $\pm 0.20 \%$ FSR to the MAX. value when $A V_{R E F P}=V_{D D}$.
Integral linearity error/Differential linearity error: Add $\pm 2.0$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{D D}$.
4. When the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
(3) When reference voltage (+) = Vdd (ADREFP1 = 0, ADREFP0 = 0), reference voltage ( - ) = Vss (ADREFM = 0 ), target pin : ANIO, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 1.6 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV} s \mathrm{~s}=0 \mathrm{~V}$, Reference voltage $(+)=\mathrm{V}_{\mathrm{DD}}$, Reference voltage $(-)$ = Vss)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> Note 3 |  | 1.2 | $\pm 10.5$ | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{S}$ |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 57 |  | 95 | $\mu \mathrm{s}$ |
|  |  | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes 1, } 2}$ | Ezs | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> Note 3 |  |  | $\pm 0.85$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | Efs | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> Note 3 |  |  | $\pm 0.85$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> Note 3 |  |  | $\pm 6.5$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 10-bit resolution | $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
|  |  |  | $1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> Note 3 |  |  | $\pm 2.5$ | LSB |
| Analog input voltage | VAIN | ANIO, ANI1 |  | 0 |  | Vdd | V |
|  |  | ANI16 to ANI23 |  | 0 |  | EVdd | V |
|  |  | Internal reference voltage ( $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | Vbgr ${ }^{\text {Note }} 4$ |  |  | V |
|  |  | Temperature sensor output voltage ( $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | VTMPS25 ${ }^{\text {Note }} 4$ |  |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When the conversion time is set to $57 \mu \mathrm{~s}$ (min.) and $95 \mu \mathrm{~s}$ (max.).
4. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics.
(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANIO, ANI16 to ANI23
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EVss}=0 \mathrm{~V}$, Reference voltage ( + ) $=\mathrm{V}_{\mathrm{BGR}}{ }^{\text {Note }}{ }^{3}$, Reference voltage (-) = AV Refm ${ }^{\text {Note } 4}=\mathbf{0} \mathbf{V}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note }} 1$ | ILE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Analog input voltage | Vain |  |  | 0 |  | $V_{B G R}{ }^{\text {Note }} 3$ | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 2.6.2 Temperature sensor/internal reference voltage characteristics
4. When reference voltage $(-)=\mathrm{Vss}$, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35 \%$ FSR to the MAX. value when reference voltage ( - = $=A V_{\text {refm }}$.
Integral linearity error: Add $\pm 0.5$ LSB to the MAX. value when reference voltage ( - ) = AVREFM.
Differential linearity error: Add $\pm 0.2$ LSB to the MAX. value when reference voltage ( - ) = AVREFM.

### 2.6.2 Temperature sensor/internal reference voltage characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $\left.=0 \mathrm{~V}\right)$ (HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Temperature sensor output voltage | VTMPS25 $^{\prime \mid}$ | Setting ADS register $=80 \mathrm{H}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.05 |  | V |
| Internal reference voltage | VBGR | Setting ADS register $=81 \mathrm{H}$ | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVTMPS | Temperature sensor that depends on the <br> temperature |  | -3.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Operation stabilization wait time | taMP |  | 5 |  |  | $\mu \mathrm{~s}$ |

### 2.6.3 POR circuit characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Detection voltage | VPOR | The power supply voltage is rising. | 1.47 | 1.51 | 1.55 | V |
|  | VPDR | The power supply voltage is falling. | 1.46 | 1.50 | 1.54 | V |
| Minimum pulse width ${ }^{\text {Note }}$ | TPW |  | 300 |  |  | $\mu \mathrm{~s}$ |

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPor while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 2.6.4 LVD circuit characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VıvDo | Power supply rise time | 3.98 | 4.06 | 4.14 | V |
|  |  |  | Power supply fall time | 3.90 | 3.98 | 4.06 | V |
|  |  | VıvD1 | Power supply rise time | 3.68 | 3.75 | 3.82 | V |
|  |  |  | Power supply fall time | 3.60 | 3.67 | 3.74 | V |
|  |  | VLvD2 | Power supply rise time | 3.07 | 3.13 | 3.19 | V |
|  |  |  | Power supply fall time | 3.00 | 3.06 | 3.12 | V |
|  |  | VLVD3 | Power supply rise time | 2.96 | 3.02 | 3.08 | V |
|  |  |  | Power supply fall time | 2.90 | 2.96 | 3.02 | V |
|  |  | VLvD4 | Power supply rise time | 2.86 | 2.92 | 2.97 | V |
|  |  |  | Power supply fall time | 2.80 | 2.86 | 2.91 | V |
|  |  | V LvD5 | Power supply rise time | 2.76 | 2.81 | 2.87 | V |
|  |  |  | Power supply fall time | 2.70 | 2.75 | 2.81 | V |
|  |  | Vlvde | Power supply rise time | 2.66 | 2.71 | 2.76 | V |
|  |  |  | Power supply fall time | 2.60 | 2.65 | 2.70 | V |
|  |  | V LvD7 | Power supply rise time | 2.56 | 2.61 | 2.66 | V |
|  |  |  | Power supply fall time | 2.50 | 2.55 | 2.60 | V |
|  |  | V LvD8 | Power supply rise time | 2.45 | 2.50 | 2.55 | V |
|  |  |  | Power supply fall time | 2.40 | 2.45 | 2.50 | V |
|  |  | V LvD9 | Power supply rise time | 2.05 | 2.09 | 2.13 | V |
|  |  |  | Power supply fall time | 2.00 | 2.04 | 2.08 | V |
|  |  | V LVD10 | Power supply rise time | 1.94 | 1.98 | 2.02 | V |
|  |  |  | Power supply fall time | 1.90 | 1.94 | 1.98 | V |
|  |  | VLVD11 | Power supply rise time | 1.84 | 1.88 | 1.91 | V |
|  |  |  | Power supply fall time | 1.80 | 1.84 | 1.87 | V |
|  |  | VLVD12 | Power supply rise time | 1.74 | 1.77 | 1.81 | V |
|  |  |  | Power supply fall time | 1.70 | 1.73 | 1.77 | V |
|  |  | VLVD13 | Power supply rise time | 1.64 | 1.67 | 1.70 | V |
|  |  |  | Power supply fall time | 1.60 | 1.63 | 1.66 | V |
| Minimum pulse width |  | tıw |  | 300 |  |  | $\mu \mathrm{S}$ |
| Detection delay time |  | tıD |  |  |  | 300 | $\mu \mathrm{s}$ |

## LVD Detection Voltage of Interrupt \& Reset Mode

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt and reset mode | Vlvdao | $\mathrm{V}_{\text {POC2, }}$, $\mathrm{V}_{\text {POC1 }}$, $\mathrm{V}_{\text {POC0 }}=0,0,0$, falling reset voltage |  | 1.60 | 1.63 | 1.66 | V |
|  | Vlvdal | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V |
|  |  |  | Falling interrupt voltage | 1.70 | 1.73 | 1.77 | V |
|  | VLvDA2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V |
|  |  |  | Falling interrupt voltage | 1.80 | 1.84 | 1.87 | V |
|  | Vlvda3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|  |  |  | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
|  | VLVDB1 | $V_{P O C 2, ~, ~ V P O C 1, ~}^{\text {PPOC0 }}=0,0,1$, falling reset voltage |  | 1.80 | 1.84 | 1.87 | V |
|  | V LvdB2 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V |
|  |  |  | Falling interrupt voltage | 1.90 | 1.94 | 1.98 | V |
|  | V LVdb3 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V |
|  |  |  | Falling interrupt voltage | 2.00 | 2.04 | 2.08 | V |
|  | VLvdb4 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V |
|  |  |  | Falling interrupt voltage | 3.00 | 3.06 | 3.12 | V |
|  | Vlvdco | VPOC2, VPOC1, VPOC0 $=0,1,0$, falling reset voltage |  | 2.40 | 2.45 | 2.50 | V |
|  | VLvDC1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V |
|  |  |  | Falling interrupt voltage | 2.50 | 2.55 | 2.60 | V |
|  | V LVdC2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V |
|  |  |  | Falling interrupt voltage | 2.60 | 2.65 | 2.70 | V |
|  | Vlvdc3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V |
|  |  |  | Falling interrupt voltage | 3.60 | 3.67 | 3.74 | V |
|  | Vlvddo | VPOC2, VPOC1, VPOC0 $=0,1,1$, falling reset voltage |  | 2.70 | 2.75 | 2.81 | V |
|  | Vıvdd1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V |
|  |  |  | Falling interrupt voltage | 2.80 | 2.86 | 2.91 | V |
|  | VLVdD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V |
|  |  |  | Falling interrupt voltage | 2.90 | 2.96 | 3.02 | V |
|  | Vlvdd3 | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V |
|  |  |  | Falling interrupt voltage | 3.90 | 3.98 | 4.06 | V |

### 2.6.5 Supply voltage rise time

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| Power supply voltage rising slope | SvDD |  |  |  | 54 | V/ms |

## Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 LCD Characteristics

### 2.7.1 Resistance division method

## (1) Static display mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{L} 4}(\mathrm{MIN}) \leq .\mathrm{VDD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.0 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |

(2) $1 / 2$ bias method, $1 / 4$ bias method
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{L} 4(\mathrm{MIN}) \leq .\mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.7 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |

(3) $1 / 3$ bias method
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{L}}(\mathrm{MIN}.) \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.5 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |

### 2.7.2 Internal voltage boosting method

(1) $1 / 3$ bias method
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, V ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD output voltage variation range | VL1 | $\begin{aligned} & \text { C1 to C4 }{ }^{\text {Note } 1} \\ & =0.47 \mu \mathrm{~F} \end{aligned}$ | VLCD $=04 \mathrm{H}$ | 0.90 | 1.00 | 1.08 | V |
|  |  |  | VLCD $=05 \mathrm{H}$ | 0.95 | 1.05 | 1.13 | V |
|  |  |  | VLCD $=06 \mathrm{H}$ | 1.00 | 1.10 | 1.18 | V |
|  |  |  | VLCD $=07 \mathrm{H}$ | 1.05 | 1.15 | 1.23 | V |
|  |  |  | VLCD $=08 \mathrm{H}$ | 1.10 | 1.20 | 1.28 | V |
|  |  |  | VLCD $=09 \mathrm{H}$ | 1.15 | 1.25 | 1.33 | V |
|  |  |  | VLCD $=0 \mathrm{AH}$ | 1.20 | 1.30 | 1.38 | V |
|  |  |  | VLCD $=0 \mathrm{BH}$ | 1.25 | 1.35 | 1.43 | V |
|  |  |  | VLCD $=0 \mathrm{CH}$ | 1.30 | 1.40 | 1.48 | V |
|  |  |  | VLCD $=0 \mathrm{DH}$ | 1.35 | 1.45 | 1.53 | V |
|  |  |  | VLCD $=0 \mathrm{EH}$ | 1.40 | 1.50 | 1.58 | V |
|  |  |  | $\mathrm{VLCD}=0 \mathrm{FH}$ | 1.45 | 1.55 | 1.63 | V |
|  |  |  | VLCD $=10 \mathrm{H}$ | 1.50 | 1.60 | 1.68 | V |
|  |  |  | $\mathrm{VLCD}=11 \mathrm{H}$ | 1.55 | 1.65 | 1.73 | V |
|  |  |  | VLCD $=12 \mathrm{H}$ | 1.60 | 1.70 | 1.78 | V |
|  |  |  | VLCD $=13 \mathrm{H}$ | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C1 to $\mathrm{C}^{\text {Note }} 1=0.47 \mu \mathrm{~F}$ |  | $\begin{aligned} & 2 V_{\mathrm{L} 1} \\ & -0.1 \end{aligned}$ | 2 V L1 | 2 V L1 | V |
| Tripler output voltage | $V_{\text {L4 }}$ | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | $\begin{gathered} 3 V_{L 1} \\ -0.15 \end{gathered}$ | 3 V ¢ | 3 V L1 | V |
| Reference voltage setup time ${ }^{\text {Note } 2}$ | twwalt |  |  | 5 |  |  | ms |
| Voltage boost wait time ${ }^{\text {Note } 3}$ | twwalt? | C 1 to $\mathrm{C} 4^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | 500 |  |  | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.
C1: A capacitor connected between CAPH and CAPL
C2: A capacitor connected between VL1 and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=0.47 \mu \mathrm{~F} \pm 30 \%$
2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSETO bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON $=1$ ).
3. This is the wait time from when voltage boosting is started (VLCON $=1$ ) until display is enabled (LCDON $=1$ ).

## (2) $1 / 4$ bias method

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V}, \mathrm{~V} s=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD output voltage variation range | $V_{L 1}$ Note 4 | $\begin{aligned} & \text { C1 to C5 } 5^{\text {Note } 1} \\ & =0.47 \mu \mathrm{~F} \end{aligned}$ | VLCD $=04 \mathrm{H}$ | 0.90 | 1.00 | 1.08 | V |
|  |  |  | VLCD $=05 \mathrm{H}$ | 0.95 | 1.05 | 1.13 | V |
|  |  |  | VLCD $=06 \mathrm{H}$ | 1.00 | 1.10 | 1.18 | V |
|  |  |  | VLCD $=07 \mathrm{H}$ | 1.05 | 1.15 | 1.23 | V |
|  |  |  | VLCD $=08 \mathrm{H}$ | 1.10 | 1.20 | 1.28 | V |
|  |  |  | VLCD $=09 \mathrm{H}$ | 1.15 | 1.25 | 1.33 | V |
|  |  |  | VLCD $=0 \mathrm{AH}$ | 1.20 | 1.30 | 1.38 | V |
|  |  |  | VLCD $=0 \mathrm{BH}$ | 1.25 | 1.35 | 1.43 | V |
|  |  |  | VLCD $=0 \mathrm{CH}$ | 1.30 | 1.40 | 1.48 | V |
|  |  |  | VLCD $=0 \mathrm{DH}$ | 1.35 | 1.45 | 1.53 | V |
|  |  |  | VLCD $=0 \mathrm{EH}$ | 1.40 | 1.50 | 1.58 | V |
|  |  |  | VLCD $=0 \mathrm{FH}$ | 1.45 | 1.55 | 1.63 | V |
|  |  |  | VLCD $=10 \mathrm{H}$ | 1.50 | 1.60 | 1.68 | V |
|  |  |  | $\mathrm{VLCD}=11 \mathrm{H}$ | 1.55 | 1.65 | 1.73 | V |
|  |  |  | VLCD $=12 \mathrm{H}$ | 1.60 | 1.70 | 1.78 | V |
|  |  |  | VLCD $=13 \mathrm{H}$ | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C 1 to $\mathrm{C}^{\text {Note 1 }}=0.47 \mu \mathrm{~F}$ |  | $2 \mathrm{~V}_{\mathrm{L} 1}-0.08$ | $2 \mathrm{~V}_{\mathrm{L} 1}$ | 2 V L1 | V |
| Tripler output voltage | VL3 | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | $3 \mathrm{~V}_{\mathrm{L} 1}-0.12$ | $3 \mathrm{~V}_{\text {L1 }}$ | $3 \mathrm{~V}_{\mathrm{L} 1}$ | V |
| Quadruply output voltage | $V_{\text {L4 }}$ Note 4 | C 1 to $\mathrm{C} 5^{\text {Note 1 }}=0.47 \mu \mathrm{~F}$ |  | 4 V L1 - 0.16 | 4 V L1 | 4 V L1 | V |
| Reference voltage setup time ${ }^{\text {Note } 2}$ | tvwait1 |  |  | 5 |  |  | ms |
| Voltage boost wait time ${ }^{\text {Note } 3}$ | tvwaita | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | 500 |  |  | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.
C1: A capacitor connected between CAPH and CAPL
C2: A capacitor connected between VL1 and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL3 and GND
C5: A capacitor connected between VL4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=\mathrm{C} 5=0.47 \mu \mathrm{~F} \pm 30 \%$
2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSETO bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON $=1$ ).
3. This is the wait time from when voltage boosting is started (VLCON $=1$ ) until display is enabled ( $L C D O N=1$ ).
4. $V\llcorner 4$ must be 5.5 V or lower.

### 2.7.3 Capacitor split method

## 1/3 bias method

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V L4 voltage | VL4 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ |  | VdD |  | V |
| VL2 voltage | VL2 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ | $\begin{gathered} 2 / 3 \mathrm{~V} \mathrm{~L} 4 \\ -0.1 \end{gathered}$ | 2/3 V ${ }^{\text {L4 }}$ | $\begin{gathered} 2 / 3 \mathrm{~V} \mathrm{~L} 4 \\ +0.1 \end{gathered}$ | V |
| VL1 voltage | VL1 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ | $\begin{gathered} 1 / 3 \mathrm{~V} \mathrm{~L} 4 \\ -0.1 \end{gathered}$ | 1/3 V L | $\begin{gathered} 1 / 3 V_{\mathrm{L} 4} \\ +0.1 \end{gathered}$ | V |
| Capacitor split wait time ${ }^{\text {Note } 1}$ | tvwait |  | 100 |  |  | ms |

Notes 1. This is the wait time from when voltage bucking is started (VLCON $=1$ ) until display is enabled (LCDON $=1$ ).
2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL
C2: A capacitor connected between VL1 and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=0.47 \mu \mathrm{~F} \pm 30 \%$

### 2.8 RAM Data Retention Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | Vodor |  | $1.46^{\text {Note }}$ |  | 5.5 | V |

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.


### 2.9 Flash Memory Programming Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock frequency | fclk | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1 |  | 24 | MHz |
| Number of code flash rewrites <br> Note 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 1,000 |  |  | Times |
| Number of data flash rewrites <br> Note 1, 2, 3 |  | Retained for 1 year $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 10,000 |  |  |  |

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

### 2.10 Dedicated Flash Memory Programmer Communication (UART)

$\left(T_{A}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq E V_{D D}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=E V_{s s}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Transfer rate |  | During flash memory programming | 115,200 |  | $1,000,000$ | bps |

### 2.11 Timing Specifications for Switching Flash Memory Programming Modes

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. |  |  | 100 | ms |
| Time to release the external reset after the TOOLO pin is set to the low level | tsu | POR and LVD reset must be released before the external reset is released. | 10 |  |  | $\mu \mathrm{s}$ |
| Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | thd | POR and LVD reset must be released before the external reset is released. | 1 |  |  | ms |


<1> The low level is input to the TOOL0 pin.
<2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
$<3>$ The TOOLO pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.
tsu: Time to release the external reset after the TOOLO pin is set to the low level
tho: Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 3. ELECTRICAL SPECIFICATIONS (G: $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ )

This chapter describes the electrical specifications for the products "G: Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ )".

Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
2. With products not provided with an EVdd or EVss pin, replace EVdD with Vdd, or replace EVss with Vss.
3. For derating with $\mathrm{T}_{\mathrm{A}}=+85$ to $+105^{\circ} \mathrm{C}$, contact our Sales Division or the vender's sales division. Derating means the specified reduction in an operating parameter to improve reliability.

There are following differences between the products " G : Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ )" and the products " A : Consumer applications, and G: Industrial applications ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )".

| Parameter | Application |  |
| :---: | :---: | :---: |
|  | A: Consumer applications, G: Industrial applications (with $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ ) | G: Industrial applications |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ |
| Operating mode <br> Operating voltage range | HS (high-speed main) mode: <br> $2.7 \mathrm{~V} \leq \mathrm{Vod} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz <br> $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz <br> LS (low-speed main) mode: <br> $1.8 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 8 MHz <br> LV (low-voltage main) mode: <br> $1.6 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 4 MHz | HS (high-speed main) mode only: <br> $2.7 \mathrm{~V} \leq \mathrm{Vod} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 32 MHz <br> 2.4 V $\leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz |
| High-speed on-chip oscillator clock accuracy | $\begin{aligned} & 1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}: \\ & \pm 1.0 \% @ \mathrm{~T}_{A}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 1.5 \% @ \mathrm{~T}_{A}=-40 \text { to }-20^{\circ} \mathrm{C} \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{D D}<1.8 \mathrm{~V}: \\ & \pm 5.0 \% @ \mathrm{~T}_{A}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 5.5 \% @ \mathrm{~T}_{A}=-40 \text { to }-20^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}: \\ & \pm 2.0 \% @ \mathrm{~T}_{\mathrm{A}}=+85 \text { to }+105^{\circ} \mathrm{C} \\ & \pm 1.0 \% @ \mathrm{~T}_{\mathrm{A}}=-20 \text { to }+85^{\circ} \mathrm{C} \\ & \pm 1.5 \% @ \mathrm{~T}_{\mathrm{A}}=-40 \text { to }-20^{\circ} \mathrm{C} \end{aligned}$ |
| Serial array unit | UART CSIOO: fcık/2 (supporting 16 Mbps ), fcıк/4 CSIO1 <br> Simplified $I^{2} \mathrm{C}$ communication | UART CSIOO: fcık/4 CSIO1 <br> Simplified $I^{2} C$ communication |
| IICA | Normal mode <br> Fast mode <br> Fast mode plus | Normal mode Fast mode |
| Voltage detector | Rise detection voltage: 1.67 V to 4.06 V (14 levels) <br> Fall detection voltage: 1.63 V to 3.98 V (14 levels) | Rise detection voltage: 2.61 V to 4.06 V (8 levels) <br> Fall detection voltage: 2.55 V to 3.98 V (8 levels) |

Remark The electrical characteristics of the products G: Industrial applications ( $T_{A}=-40$ to $+105^{\circ} \mathrm{C}$ ) are different from those of the products "A: Consumer applications, and G : Industrial applications (only with $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )". For details, refer to $\mathbf{3 . 1}$ to $\mathbf{3 . 1 1}$.

### 3.1 Absolute Maximum Ratings

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )
(1/3)

| Parameter | Symbols | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | $V_{D D}=E V_{\text {dD }}$ | -0.5 to +6.5 | V |
|  | EVdd | $V_{D D}=E V_{D D}$ | -0.5 to +6.5 | V |
|  | EVss |  | -0.5 to +0.3 | V |
| REGC pin input voltage | Viregc | REGC | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to VDD }+0.3^{\text {Note } 1} \end{gathered}$ | V |
| Input voltage | $\mathrm{V}_{11}$ | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | $\begin{gathered} -0.3 \text { to } E V_{D D}+0.3 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{gathered}$ | V |
|  | $V_{12}$ | P60, P61 (N-ch open-drain) | $\begin{gathered} -0.3 \text { to } E V_{D D}+0.3 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{gathered}$ | V |
|  | $V_{13}$ | $\frac{\text { P20, P21, P121 to P124, P137, EXCLK, EXCLKS, }}{\text { RESET }}$ | -0.3 to V ${ }_{\text {dD }}+0.3^{\text {Note } 2}$ | V |
| Output voltage | Vo1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | $\begin{gathered} -0.3 \text { to } E V_{D D}+0.3 \\ \text { and }-0.3 \text { to } V_{D D}+0.3^{\text {Note } 2} \end{gathered}$ | V |
|  | Vo2 | P20, P21 | -0.3 to $\mathrm{V}_{\text {DD }}+0.3^{\text {Note } 2}$ | V |
| Analog input voltage | VAl1 | ANI16 to ANI23 | $\begin{gathered} -0.3 \text { to EVDD }+0.3 \\ \text { and }-0.3 \text { to } \operatorname{AV}_{\text {REF }}(+)+0.3^{\text {Notes } 2,3} \end{gathered}$ | V |
|  | VAl2 | ANIO, ANI1 | $\begin{gathered} -0.3 \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \\ \text { and }-0.3 \text { to } \mathrm{AV} \operatorname{REF}(+)+0.3^{\text {Notes } 2,3} \\ \hline \end{gathered}$ | V |

Notes 1. Connect the REGC pin to Vss via a capacitor ( 0.47 to $1 \mu \mathrm{~F}$ ). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
2. Must be 6.5 V or lower.
3. Do not exceed $A V_{\operatorname{ReF}}(+)+0.3 \mathrm{~V}$ in case of $\mathrm{A} / \mathrm{D}$ conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2. $A V_{\text {REF }}(+):+$ side reference voltage of the $A / D$ converter.
3. Vss: Reference voltage

## Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbols |  | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCD voltage | VL1 | VL1 voltage ${ }^{\text {Note } 1}$ |  | $\begin{gathered} -0.3 \text { to }+2.8 \\ \text { and }-0.3 \text { to } V_{\mathrm{L} 4}+0.3 \end{gathered}$ | V |
|  | VL2 | VL2 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to V ${ }_{\text {L4 }}+0.3^{\text {Note } 2}$ | V |
|  | VL3 | VL3 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to $\mathrm{V}_{\mathrm{L} 4}+0.3^{\text {Note } 2}$ | V |
|  | VL4 | VL4 voltage ${ }^{\text {Note } 1}$ |  | -0.3 to +6.5 | V |
|  | Vlcap | CAPL, CAPH voltage ${ }^{\text {Note } 1}$ |  | -0.3 to V $\mathrm{V}^{4}+0.3^{\text {Note } 2}$ | V |
|  | Vlout | COM0 to COM7, SEG0 to SEG38, output voltage | External resistance division method | -0.3 to $V_{\text {dD }}+0.3^{\text {Note }} 2$ | V |
|  |  |  | Capacitor split method | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3^{\text {Note } 2}$ |  |
|  |  |  | Internal voltage boosting method | -0.3 to V ${ }^{\text {L }}+0.3^{\text {Note } 2}$ |  |

Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the $\mathrm{V}_{\mathrm{L1}}, \mathrm{~V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}$, and $V_{L 4}$ pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) and connect a capacitor ( $0.47 \mu \mathrm{~F} \pm 30 \%$ ) between the CAPL and CAPH pins.
2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

Absolute Maximum Ratings ( $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )
(3/3)

| Parameter | Symbols | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | Іон1 | Per pin | $\begin{aligned} & \text { P10 to P17, P30 to P32, P40 to P43, } \\ & \text { P50 to P54, P70 to P74, P120, } \\ & \text { P125 to P127, P130, P140 to P147 } \end{aligned}$ | -40 | mA |
|  |  | Total of all pins - 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | -70 | mA |
|  |  |  | P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 | -100 | mA |
|  | IoH2 | Per pin | P20, P21 | -0.5 | mA |
|  |  | Total of all pins |  | -1 | mA |
| Output current, low | loL1 | Per pin | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147 | 40 | mA |
|  |  | Total of all pins 170 mA | P10 to P14, P40 to P43, P120, P130, P140 to P147 | 70 | mA |
|  |  |  | P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 | 100 | mA |
|  | loL2 | Per pin | P20, P21 | 1 | mA |
|  |  | Total of all pins |  | 2 | mA |
| Operating ambient temperature | TA | In normal operation mode |  | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |
|  |  | In flash memory programming mode |  |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.2 Oscillator Characteristics

### 3.2.1 X1, XT1 oscillator characteristics

$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dd}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| X1 clock oscillation <br> frequency (fx) | Cote <br> Cramic resonator/ <br> crystal resonator | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 1.0 |  | 20.0 |  |
|  | $2.4 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$ | 1.0 |  | 16.0 | MHz |  |
| XT1 clock oscillation <br> frequency (fxT) | Crystal resonator |  | 32 | 32.768 | 35 | MHz |

Note Indicates only permissible oscillator frequency ranges. Refer to 3.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 3.2.2 On-chip oscillator characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$


Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte $(000 \mathrm{C} 2 \mathrm{H})$ and bits 0 to 2 of HOCODIV register.
2. This indicates the oscillator characteristics only. Refer to 3.4 AC Characteristics for instruction execution time.

### 3.3 DC Characteristics

### 3.3.1 Pin characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high ${ }^{\text {Note } 1}$ | loh1 | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 |  |  |  | -3.0 Note 2 | mA |
|  |  | ```Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 (When duty = 70% Note 3)``` | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | -8.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | -4.0 | mA |
|  |  | Total of P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127 (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | -30.0 | mA |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$ |  |  | -15.0 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $<2.7 \mathrm{~V}$ |  |  | -8.0 | mA |
|  |  | Total of all pins (When duty $=70 \%{ }^{\text {Note } 3}$ ) |  |  |  | -60.0 | mA |
|  | Ioh2 | P20, P21 | Per pin |  |  | -0.1 | mA |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | -0.2 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the Vod and EVDD pins to an output pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $\mathrm{n} \%$ ).

- Total output current of pins $=($ Іон $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and Іон $=-30.0 \mathrm{~mA}$
Total output current of pins $=(-30.0 \times 0.7) /(80 \times 0.01) \cong-26.25 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.


## Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{V} D \leq 5.5 \mathrm{~V}$, $\left.\mathrm{V} s \mathrm{Es}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low ${ }^{\text {Note }} 1$ | loL1 | Per pin for P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147 |  |  |  |  | $8.5^{\text {Note } 2}$ | mA |
|  |  | Per pin for P60, P61 |  |  |  |  | $15.0{ }^{\text {Note } 2}$ | mA |
|  |  | Total of P10 to P14, P40 to P43, P120, P130, P140 to P147 <br> (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | 15.0 | mA |
|  |  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  |  | 9.0 | mA |
|  |  | Total of P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127 (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 40.0 | mA |
|  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  |  | 35.0 | mA |
|  |  |  |  | $2,4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}^{2} 2.7 \mathrm{~V}$ |  |  | 20.0 | mA |
|  |  | Total of all pins <br> (When duty $=70 \%{ }^{\text {Note }}{ }^{3}$ ) |  |  |  |  | 80.0 | mA |
|  | IoL2 | P20, P21 | Per pin |  |  |  | 0.4 | mA |
|  |  |  | Total of all pins | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 0.8 | mA |

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the Vod and EVdD pins to an output pin.
2. Do not exceed the total current value.
3. Specification under conditions where the duty factor $\leq 70 \%$.

The output current value that has changed to the duty factor $>70 \%$ the duty ratio can be calculated with the following expression (when changing the duty factor from $70 \%$ to $n \%$ ).

- Total output current of pins $=($ loL $\times 0.7) /(\mathrm{n} \times 0.01)$
<Example> Where $\mathrm{n}=80 \%$ and loz $=40.0 \mathrm{~mA}$
Total output current of pins $=(40.0 \times 0.7) /(80 \times 0.01) \cong 35.0 \mathrm{~mA}$
However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | Normal input buffer | 0.8EVdD |  | EVdo | V |
|  | $\mathrm{V}_{1+2}$ | P10, P11, P15, P16 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.2 |  | EVdd | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ | 2.0 |  | EVdd | V |
|  |  |  | TTL input buffer $2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}$ | 1.50 |  | EVdD | V |
|  | VıH3 | P20, P21 |  | 0.7Vdd |  | VdD | V |
|  | VIH4 | P60, P61 |  | 0.7EVdd |  | EVdD | V |
|  | VIH5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0.8Vdd |  | VdD | V |
| Input voltage, low | VIL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147 | Normal input buffer | 0 |  | 0.2EVdo | V |
|  | VIL2 | P10, P11, P15, P16 | TTL input buffer $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.8 | V |
|  |  |  | TTL input buffer $3.3 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ | 0 |  | 0.5 | V |
|  |  |  | TTL input buffer $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}$ | 0 |  | 0.32 | V |
|  | VIL3 | P20, P21 |  | 0 |  | 0.3VdD | V |
|  | VIL4 | P60, P61 |  | 0 |  | 0.3EVdD | V |
|  | VIL5 | P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text { RESET }}$ |  | 0 |  | 0.2VdD | V |

Caution The maximum value of $\mathrm{V}_{1 H}$ of pins $\mathrm{P} 10, \mathrm{P} 12, \mathrm{P} 15$, and P 17 is $\mathrm{EV} \mathrm{V}_{\mathrm{D}}$, even in the N -ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{V} s \mathrm{Es}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Items | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage, high | Vor1 | P10 to P17, P30 to P32, P40 to P43, <br> P50 to P54, P70 to P74, P120, <br> P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \text { Іон } 1=-3.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDD - } \\ 0.7 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \text { loH1 }=-2.0 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { EVDD - } \\ 0.6 \end{gathered}$ |  |  | V |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & \text { loH } 1=-1.5 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} E V_{D D}- \\ 0.5 \end{gathered}$ |  |  | V |
|  | VoH2 | P20, P21 | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \text { loн } 2=-100 \mu \mathrm{~A} \end{aligned}$ | VDD - 0.5 |  |  | v |
| Output voltage, low | VoL1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, <br> P125 to P127, P130, P140 to P147 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & \text { loL1 }=8.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.7 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 1=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.6 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 1=1.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | v |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 1=0.6 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  | VoL2 | P20, P21 | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & \text { loL2 }=400 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.4 | V |
|  | Voı3 | P60, P61 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 3=15.0 \mathrm{~mA} \end{aligned}$ |  |  | 2.0 | V |
|  |  |  | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 3=5.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{loL} 3=3.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, \\ & \mathrm{l} \mathrm{l} \text { L3 }=2.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EVss}=0 \mathrm{~V}$ )

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input leakage current, high | ILIH1 | P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147 | $V_{1}=E V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | ІІн\% | P20, P21, P137, RESET | $V_{1}=V_{D D}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | Lıнз | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $V_{1}=V_{D D}$ | In input port or external clock input |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | 10 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLI 1 | P10 to P17, P30 to P32, <br> P40 to P43, P50 to P54, P60, <br> P61, P70 to P74, P120, <br> P125 to P127, P140 to P147 | $\mathrm{V}_{1}=\mathrm{EV}$ ss |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILL2 | P20, P21, P137, RESET | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ |  |  |  | -1 | $\mu \mathrm{A}$ |
|  | ILLı3 | $\begin{aligned} & \text { P121 to P124 } \\ & \text { (X1, X2, XT1, XT2, EXCLK, } \\ & \text { EXCLKS) } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ | In input port or external clock input |  |  | -1 | $\mu \mathrm{A}$ |
|  |  |  |  | In resonator connection |  |  | -10 | $\mu \mathrm{A}$ |
| On-chip pll-up resistance | Ru1 | $\mathrm{V}_{1}=\mathrm{EV} \mathrm{Vss}^{\text {d }}$ | SEGxx port |  |  |  |  |  |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}^{\text {DO }}=\mathrm{V}_{\text {Do }} \leq 5.5 \mathrm{~V}$ |  | 10 | 20 | 100 | k $\Omega$ |
|  | Ru2 |  | Ports other than above <br> (Except for P60, P61, and P130) |  | 10 | 20 | 100 | $\mathrm{k} \Omega$ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

### 3.3.2 Supply current characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into $V_{D D}$ and $E V D D$, including the input leakage current flowing when the level of the input pin is fixed to Vdd, EVdD or Vss, EVss. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

2. When high-speed on-chip oscillator and subsystem clock are stopped.
3. When high-speed system clock and subsystem clock are stopped.
4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz
$2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 16 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fir: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation, temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$
$\left(\mathrm{TA}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{V} s \mathrm{E}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  |  |  | MIN . | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current Note 1 | IDD2 <br> Note 2 | HALT <br> mode | HS (highspeed main) mode Note 6 | $\mathrm{fiH}^{\prime}=24 \mathrm{MHz}$ Note 4 | $V_{D D}=5.0 \mathrm{~V}$ |  | 0.44 | 2.3 | mA |
|  |  |  |  |  | $V_{\text {do }}=3.0 \mathrm{~V}$ |  | 0.44 | 2.3 | mA |
|  |  |  |  | $\mathrm{fiH}^{\prime}=16 \mathrm{MHz}$ Note 4 | $V_{D D}=5.0 \mathrm{~V}$ |  | 0.40 | 1.7 | mA |
|  |  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | 0.40 | 1.7 | mA |
|  |  |  | HS (highspeed main) mode ${ }^{\text {Note } 6}$ | $\begin{aligned} & f_{M X}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & V_{D D}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.9 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 2.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{fmX}_{\mathrm{MX}}=20 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.28 | 1.9 | mA |
|  |  |  |  |  | Resonator connection |  | 0.45 | 2.0 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{fmX}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 1.02 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 1.10 | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{MX}}=10 \mathrm{MHz}^{\text {Note } 3}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.0 \mathrm{~V} \end{aligned}$ | Square wave input |  | 0.19 | 1.02 | mA |
|  |  |  |  |  | Resonator connection |  | 0.26 | 1.10 | mA |
|  |  |  | Subsystem <br> clock operation | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.31 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.50 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.37 | 0.57 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.56 | 0.76 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsub }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+50^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.46 | 1.17 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.65 | 1.36 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.57 | 1.97 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 0.76 | 2.16 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 0.85 | 3.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 1.04 | 3.56 | $\mu \mathrm{A}$ |
|  |  |  |  | $\begin{aligned} & \text { fsuB }=32.768 \mathrm{kHz}^{\text {Note } 5} \\ & \mathrm{~T}_{\mathrm{A}}=+105^{\circ} \mathrm{C} \end{aligned}$ | Square wave input |  | 3.04 | 15.37 | $\mu \mathrm{A}$ |
|  |  |  |  |  | Resonator connection |  | 3.23 | 15.56 | $\mu \mathrm{A}$ |
|  | IdD3 | STOP mode ${ }^{\text {Note } 7}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  |  |  | 0.17 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  | 0.23 | 0.50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+50^{\circ} \mathrm{C}$ |  |  |  | 0.32 | 1.10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  |  |  | 0.43 | 1.90 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  |  |  | 0.71 | 3.30 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}$ |  |  |  | 2.90 | 15.30 | $\mu \mathrm{A}$ |

(Notes and Remarks are listed on the next page.)

Notes 1. Total current flowing into $V_{D D}$ and $E V d d$, including the input leakage current flowing when the level of the input pin is fixed to $V_{d D}$, EVdd or Vss, EVss. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.
In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC $=1$ and setting ultra-low current consumption (AMPHS1 = 1).
6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz}$ to 24 MHz

$$
2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V} @ 1 \mathrm{MHz} \text { to } 16 \mathrm{MHz}
$$

7. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. fiн: High-speed on-chip oscillator clock frequency
3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}\right)$

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to Vdd.
2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IdD2, and Irtc, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IdD2 subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IdD1 or IdD2, and IIt, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFil should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IdD1, IdD2 or Idd3 and Iwdt when the watchdog timer is in operation.
6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of ldod, IdD2 or Iddз and ILvd when the LVD circuit is in operation.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. For shift time to the SNOOZE mode.
11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (LLCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
The TYP. value and MAX. value are following conditions.

- When fsus is selected for system clock, LCD clock $=128 \mathrm{~Hz}($ LCDC0 $=07 \mathrm{H})$
- 4-Time-Slice, $1 / 3$ Bias Method

12. Not including the current that flows through the external divider resistor when the external resistance division method is used.

Remarks 1. fiL: Low-speed on-chip oscillator clock frequency
2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
3. fсLк: CPU/peripheral hardware clock frequency
4. Temperature condition of the TYP. value is $T_{A}=25^{\circ} \mathrm{C}$

### 3.4 AC Characteristics

### 3.4.1 Basic operation

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}$ )

| Items | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (minimum instruction execution time) | Tcy | Main system clock (fmain) operation | HS (high-speed main) mode | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}^{2} \times 2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{S}$ |
|  |  | Subsystem clock (fsub) operation |  | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 28.5 | 30.5 | 31.3 | $\mu \mathrm{s}$ |
|  |  | In the self <br> programming <br> mode m | HS (high-speed main) mode | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 0.04167 |  | 1 | $\mu \mathrm{s}$ |
|  |  |  |  | $2.4 \mathrm{~V} \leq \mathrm{VDD}^{2} 2.7 \mathrm{~V}$ | 0.0625 |  | 1 | $\mu \mathrm{s}$ |
| External system clock frequency | fex | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 1.0 |  | 20.0 | MHz |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 1.0 |  | 16.0 | MHz |
|  | fexs |  |  |  | 32 |  | 35 | kHz |
| External system clock input highlevel width, low-level width | texh, texL | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | 24 |  |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ |  |  | 30 |  |  | ns |
|  | texhs, texls |  |  |  | 13.7 |  |  | $\mu \mathrm{s}$ |
| TIOO to TIO7 input high-level width, low-level width | tтil, ttil |  |  |  | 1/fmck+10 |  |  | ns |
| TO00 to TO07 output frequency | fto | HS (high-speed main) mode | $4.0 \mathrm{~V} \leq$ | $\leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq$ | $\leq E V_{\text {do }}<4.0 \mathrm{~V}$ |  |  | 8 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq$ | $\leq E V_{\text {dD }}<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
| PCLBUZ0, PCLBUZ1 output frequency | fPCL | HS (high-speed main) mode | $4.0 \mathrm{~V} \leq$ | $\leq E V_{\text {do }} \leq 5.5 \mathrm{~V}$ |  |  | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq$ | $\leq E V_{\text {dD }}<4.0 \mathrm{~V}$ |  |  | 8 | MHz |
|  |  |  | $2.4 \mathrm{~V} \leq$ | $\leq E V_{D D}<2.7 \mathrm{~V}$ |  |  | 4 | MHz |
| Interrupt input high-level width, low-level width | tinth, tintl | INTP0 | $2.4 \mathrm{~V} \leq$ | $\leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
|  |  | INTP1 to INTP7 | $2.4 \mathrm{~V} \leq$ | $\leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Key interrupt input low-level width | tKR | KR0 to KR3 | $2.4 \mathrm{~V} \leq$ | $\leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 250 |  |  | ns |
| RESET low-level width | trsL |  |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Remark fмск: Timer array unit operation clock frequency
(Operation clock to be set by the CKSOn bit of timer mode register On (TMROn).
n : Channel number ( $\mathrm{n}=0$ to 7 ))

## Minimum Instruction Execution Time during Main System Clock Operation

Tcy vs Vdd (HS (high-speed main) mode)


## AC Timing Test Points



## External System Clock Timing



## TI/TO Timing



Interrupt Request Input Timing


## Key Interrupt Input Timing



## RESET Input Timing



### 3.5 Peripheral Functions Characteristics

## AC Timing Test Points



### 3.5.1 Serial array unit

(1) During communication at same potential (UART mode)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dd}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Transfer rate ${ }^{\text {Note } 1}$ |  |  |  | $\mathrm{fmck}^{\text {/ }} 12$ | bps |
|  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\text {MCK }}=\mathrm{f}_{\mathrm{CLK}}{ }^{\text {Note }} 2$ |  | 2.0 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: $\quad 24 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$

$$
16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})
$$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ).

UART mode connection diagram (during communication at same potential)


UART mode bit width (during communication at same potential) (reference)


Remarks 1. $\mathrm{q}: ~$ UART number $(\mathrm{q}=0)$, g : PIM and POM number $(\mathrm{g}=1)$
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm}$ ) and the CKSmn bit of serial mode register mn (SMRmn). m : Unit number, n : Channel number ( $\mathrm{mn}=00,01$ ) )
(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | $334{ }^{\text {Note } 1}$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | $500{ }^{\text {Note } 1}$ |  | ns |
| SCKp high-/low-level width | $\begin{aligned} & \text { tкH1 }^{\prime} \\ & \text { tkL1 } \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | tкırı1/2-24 |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | tкırı1/2-36 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | tксү1/2-76 |  | ns |
| SIp setup time (to SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tsik1 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 66 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 113 |  | ns |
| SIp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 3}$ | tksı11 | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 4 | tksO1 | $\mathrm{C}=30 \mathrm{pF}$ Note 5 | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 50 | ns |

Notes 1. Set a cycle of $4 /$ fмск or longer.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g ( POMg ).

Remarks 1. $p$ : CSI number $(p=00,01), m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, g : PIM and POM numbers ( $\mathrm{g}=1$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm}$ ) and the CKSmn bit of serial mode register $\mathrm{mn}(\mathrm{SMRmn})$. m : Unit number, n : Channel number ( $\mathrm{mn}=00,01$ ) )
(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{V}_{\mathrm{ss}}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 5}$ | tkcy2 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 20 MHz < fmck | 16/fıск |  | ns |
|  |  |  | $\mathrm{fmCK} \leq 20 \mathrm{MHz}$ | 12/fıск |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}$ | 16 MHz < fmck | 16/fmск |  | ns |
|  |  |  | $\mathrm{fmCK}^{5} 16 \mathrm{MHz}$ | 12/fmск |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}$ |  | 12/fмск and 1000 |  | ns |
| SCKp high-/low-level width | $\begin{aligned} & \text { tкH2, } \\ & \text { tkLL2 }^{2} \end{aligned}$ | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | tкcy2/2-14 $^{\text {- }}$ |  | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{2} 4.0 \mathrm{~V}$ |  | $\mathrm{tkcy}_{\text {2 }} / 2-16$ |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  | tксү2/2-36 |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) Note 1 | tsıк2 | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +40 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD}<2.7 \mathrm{~V}$ |  | 1/fмск +60 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) ${ }^{\text {Note } 2}$ | tks 12 | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output ${ }^{\text {Note } 3}$ | tkso2 | $\mathrm{C}=30 \mathrm{pF}$ Note 4 | $4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 2/fмск +66 | ns |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}$ |  | 2/fмск + 66 | ns |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<2.7 \mathrm{~V}$ |  | 2/fmск +113 | Ns |

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. $C$ is the load capacitance of the SOp output lines.
5. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$,
g : PIM number ( $\mathrm{g}=1$ )
2. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ))

Simplified SPI (CSI) mode connection diagram (during communication at same potential)


Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remarks 1. $p:$ CSI number $(p=00,01)$
2. $m$ : Unit number, $n$ : Channel number $(m n=00,01)$
(4) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV} s=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Reception | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | $\mathrm{fmck}^{\prime} 12^{\text {Note }} 1$ | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\mathrm{MCK}}=\mathrm{f}_{\mathrm{CLK}}{ }^{\text {Note }} 2$ |  | 2.0 | Mbps |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{VDD}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  |  | $\mathrm{fmCk}^{\prime} 12{ }^{\text {Note }} 1$ | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{fmCK}_{\mathrm{M}}=\mathrm{fcLK}{ }^{\text {Note }}{ }^{2}$ |  | 2.0 | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | $\mathrm{fmck}^{\prime} 12{ }^{\text {Note }} 1$ | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{f}_{\text {MCK }}=\mathrm{f}_{\mathrm{CLK}}$ Note 2 |  | 2.0 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.
2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: $\quad 24 \mathrm{MHz}(2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})$
$16 \mathrm{MHz}(2.4 \mathrm{~V} \leq \mathrm{VdD} \leq 5.5 \mathrm{~V})$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vdo tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $\mathrm{q}:$ UART number $(\mathrm{q}=0), \mathrm{g}:$ PIM and POM number $(\mathrm{g}=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register $m n(S M R m n) . m$ : Unit number, $n$ : Channel number ( $m n=00,01$ )
(4) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN. | MAX. |  |
| Transfer rate |  | Transmission | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{VDD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  |  | Note 1 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.7 \mathrm{~V}$ |  | $2.0{ }^{\text {Note } 2}$ | Mbps |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}$, |  |  | Note 3 | bps |
|  |  |  | $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$ | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=2.3 \mathrm{~V}$ |  | $1.2 \begin{aligned} & \text { Note } 4\end{aligned}$ | Mbps |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  |  | Note 5 | bps |
|  |  |  |  | Theoretical value of the maximum transfer rate $\mathrm{C}_{\mathrm{b}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{b}}=1.6 \mathrm{~V}$ |  | 0.43 Note 6 | Mbps |

Notes 1. The smaller maximum transfer rate derived by using fмск/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ and $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.2}{V_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $2.7 \mathrm{~V} \leq \mathrm{EVDD}<4.0 \mathrm{~V}$ and $2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{V_{b}}\right)\right\} \times 3}[\mathrm{bps}]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-\mathrm{C}_{b} \times R_{b} \times \ln \left(1-\frac{2.0}{\mathrm{~V}_{\mathrm{b}}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
5. The smaller maximum transfer rate derived by using fmск/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when $1.8 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}$ and $1.6 \mathrm{~V} \leq \mathrm{Vb}_{\mathrm{b}} \leq 2.0 \mathrm{~V}$
Maximum transfer rate $=\frac{1}{\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\} \times 3}[b p s]$

Baud rate error (theoretical value) $=\frac{\frac{1}{\text { Transfer rate } \times 2}-\left\{-C_{b} \times R_{b} \times \ln \left(1-\frac{1.5}{V_{b}}\right)\right\}}{\left(\frac{1}{\text { Transfer rate }}\right) \times \text { Number of transferred bits }} \times 100$ [\%]

* This value is the theoretical value of the relative difference between the transmission and reception sides.

6. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the TxDq pin by using port input mode register $\mathbf{g}$ (PIMg) and port output mode register g (POMg). For Viн and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)


## UART mode bit width (during communication at different potential) (reference)



Remarks 1. $\mathrm{Rb}[\Omega]:$ Communication line ( TxDq ) pull-up resistance,
$\mathrm{C}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( TxDq ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $\mathrm{q}:$ UART number $(\mathrm{q}=0,1), \mathrm{g}$ : PIM and POM number $(\mathrm{g}=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm})$ and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ) )
(5) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}$, $\left.\mathrm{V}_{\mathrm{ss}}=\mathrm{EVss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time | tkcy1 | $\mathrm{tKCY} 1^{\text {l }}$ 4/fcLK | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 600 |  | ns |
|  |  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 600 |  | ns |
|  |  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 2300 |  | ns |
| SCKp high-level width | tkH1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tkcrı12 - 150 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tkcrı $12-340$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tkcrı1/2-916 |  | ns |
| SCKp low-level width | tKL1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | tkcy1/2-24 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | tkcr1/2-36 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | tkcyı $/ 2-100$ |  | ns |

Caution Select the TTL input buffer for the SIp pin and the N -ch open drain output (Vdo tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For ViH and VIL, see the DC characteristics with TTL input buffer selected.
(5) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)
(2/2)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EVss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Slp setup time (to SCKp $\uparrow$ ) Note 1 | tsik1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 162 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 354 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 958 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) Note 1 | tksı1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 1 | tksO1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 200 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}^{<} 4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 390 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 966 | ns |
| Slp setup time (to SCKp $\downarrow$ ) Note | tsik1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 88 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 220 |  | ns |
| SIp hold time (from SCKp $\downarrow$ ) ${ }^{\text {Note } 2}$ | tks 11 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ | 38 |  | ns |
| Delay time from SCKp $\uparrow$ to SOp output Note 2 | tkso1 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}_{\mathrm{D}} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EVDD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EVDD}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  | 50 | ns |

(Notes, Caution and Remarks are listed on the page after the next page.)

Notes 1. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$.
2. When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VdD tolerance (32- to 52-pin products)/EVdD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register $g$ (PIMg) and port output mode register $g$ ( POMg ). For $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$, see the DC characteristics with TTL input buffer selected.

## Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Remarks 1. $\mathrm{Rb}[\Omega]$ :Communication line ( $\mathrm{SCKp}, \mathrm{SOp}$ ) pull-up resistance,
$\mathrm{Cb}_{\mathrm{b}}[\mathrm{F}]$ : Communication line (SCKp, SOp ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, g : PIM and POM number ( $\mathrm{g}=1$ )
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register $\mathrm{mn}(\mathrm{SMRmn})$. m : Unit number, n : Channel number ( $\mathrm{mn}=00$ )

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remark $p$ : CSI number $(p=00,01), m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$, g : PIM and POM number ( $\mathrm{g}=1$ )
(6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCKp cycle time ${ }^{\text {Note } 1}$ | $\mathrm{tkcy}^{2}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<$ fmck $\leq 24 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 20 \mathrm{MHz}$ | 20/fмск |  | $n s$ |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmck}^{5} \mathrm{8} \mathrm{MHz}$ | 16/fм мск |  | ns |
|  |  |  | $\mathrm{fmck} \leq 4 \mathrm{MHz}$ | 12/fмск |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<$ fmck $\leq 24 \mathrm{MHz}$ | 32/fмск |  | ns |
|  |  |  | 16 MHz < fmck $\leq 20 \mathrm{MHz}$ | 28/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk} \leq 16 \mathrm{MHz}$ | 24/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<\mathrm{fmck}^{5} \mathrm{8MHz}$ | 16/fмск |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 12/f м $_{\text {мкк }}$ |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ | $20 \mathrm{MHz}<$ fmck $\leq 24 \mathrm{MHz}$ | 72/fмск |  | ns |
|  |  |  | $16 \mathrm{MHz}<$ fmck $\leq 20 \mathrm{MHz}$ | 64/fмск |  | ns |
|  |  |  | $8 \mathrm{MHz}<\mathrm{fmCk}^{5} \leq 16 \mathrm{MHz}$ | 52/fмск |  | ns |
|  |  |  | $4 \mathrm{MHz}<$ fmck $\leq 8 \mathrm{MHz}$ | 32/fмск |  | ns |
|  |  |  | fмск $\leq 4 \mathrm{MHz}$ | 20/fмск |  | ns |
| SCKp high-/low-level width | $\begin{aligned} & \text { tkH2, } \\ & \text { tkL2 } \end{aligned}$ | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | tkcy2/2-24 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | tkcy2/2-36 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | tkcy2/2-100 |  | ns |
| Slp setup time (to SCKp $\uparrow$ ) Note2 | tsik2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +40 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | 1/fмск +40 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +60 |  | ns |
| Slp hold time (from SCKp $\uparrow$ ) Note 3 | tks 12 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<5.5 \mathrm{~V}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +62 |  | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<4.0 \mathrm{~V}, \\ & 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V} \end{aligned}$ |  | 1/fмск +62 |  | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{E} \mathrm{~V}_{\mathrm{DD}}<3.3 \mathrm{~V}, \\ & 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \end{aligned}$ |  | 1/fмск +62 |  | ns |
| Delay time from SCKp $\downarrow$ to SOp output Note 4 | tkso2 | $\begin{aligned} & 4.0 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 4.0 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.4 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fıск +240 | ns |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD}<4.0 \mathrm{~V}, 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.7 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=2.7 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fмск +428 | ns |
|  |  | $\begin{aligned} & 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{~V}_{\mathrm{DD}}<3.3 \mathrm{~V}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{b}} \leq 2.0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{b}}=30 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=5.5 \mathrm{k} \Omega \end{aligned}$ |  |  | 2/fмск +1146 | $n s$ |

(Notes, Caution and Remarks are listed on the page after the next page.)

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
2. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
3. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.
4. When DAPmn $=0$ and CKPmn $=0$, or DAPmn $=1$ and CKPmn $=1$. The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn $=0$ and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDd tolerance (64-pin products)) mode for the SOp pin by using port input mode register g ( PIMg ) and port output mode register g ( POMg ). For Vif and VIL, see the DC characteristics with TTL input buffer selected.

## Simplified SPI (CSI) mode connection diagram (during communication at different potential)



Remarks 1. $\mathrm{Rb}_{\mathrm{b}}[\Omega]$ :Communication line (SOp) pull-up resistance,
$\mathrm{C}_{\mathrm{b}}[\mathrm{F}]$ : Communication line ( SOp ) load capacitance, $\mathrm{V}_{\mathrm{b}}[\mathrm{V}]$ : Communication line voltage
2. $p$ : CSI number $(p=00,01)$, $m$ : Unit number $(m=0)$, $n$ : Channel number $(n=0,1)$,
g : PIM and POM number $(\mathrm{g}=1)$
3. fмск: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register $\mathrm{m}(\mathrm{SPSm})$ and the CKSmn bit of serial mode register $m n(S M R m n)$. $m$ : Unit number, $n$ : Channel number ( $m n=00,01$ ) )

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn =1.)


Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn $=1$, or DAPmn $=1$ and CKPmn $=0$.)


Remark $p$ : CSI number ( $p=00,01$ ), $m$ : Unit number ( $m=0$ ),
n : Channel number ( $\mathrm{n}=0,1$ ), g : PIM and POM number $(\mathrm{g}=1)$

### 3.5.2 Serial interface IICA

## (1) $\mathrm{I}^{2} \mathrm{C}$ standard mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCLA0 clock frequency | fscl | Standard mode:$\mathrm{fcLk} \geq 1 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ | 0 | 100 | kHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 | 100 | kHz |
| Setup time of restart condition | tsu:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{S}$ |
| Hold time ${ }^{\text {Note } 1}$ | thi:STA | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{s}$ |
| Hold time when SCLA0 $=$ " H " | thigh | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 250 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 250 |  | ns |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thi:dAT | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0 | 3.45 | $\mu \mathrm{S}$ |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.0 |  | $\mu \mathrm{s}$ |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 4.7 |  | $\mu \mathrm{S}$ |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thD:DAT is during normal transfer and a clock stretch state is inserted in the $\overline{\mathrm{ACK}}$ (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $\mathrm{C}_{\mathrm{b}}=400 \mathrm{pF}, \mathrm{Rb}_{\mathrm{b}}=2.7 \mathrm{k} \Omega$

## (2) $I^{2} C$ fast mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, $\mathrm{V} \mathrm{ss}=\mathrm{EV} \mathrm{ss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | HS (high-speed main) Mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. |  |
| SCLA0 clock frequency | fscl | Fast mode: <br> $\mathrm{fcLk} \geq 3.5 \mathrm{MHz}$ | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 | 400 | kHz |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 0 | 400 |  |
| Setup time of restart condition | tsu:sta | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  |  |
| Hold time ${ }^{\text {Note } 1}$ | thd:STA | $2.7 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  |  |
| Hold time when SCLA0 = "L" | tıow | $2.7 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 1.3 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  |  |
| Hold time when SCLA0 = "H" | thigh | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{VD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  |  |
| Data setup time (reception) | tsu:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 100 |  | ns |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV}$ DD $\leq 5.5 \mathrm{~V}$ |  | 100 |  |  |
| Data hold time (transmission) ${ }^{\text {Note } 2}$ | thd:dat | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 | $\mu \mathrm{s}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0 | 0.9 |  |
| Setup time of stop condition | tsu:sto | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EVDD} \leq 5.5 \mathrm{~V}$ |  | 0.6 |  |  |
| Bus-free time | tbuF | $2.7 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  | $\mu \mathrm{S}$ |
|  |  | $2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  | 1.3 |  |  |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of thD:DAT is during normal transfer and a clock stretch state is inserted in the $\overline{\mathrm{ACK}}$ (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

$$
\text { Fast mode: } \quad \mathrm{C}_{\mathrm{b}}=320 \mathrm{pF}, \mathrm{R}_{\mathrm{b}}=1.1 \mathrm{k} \Omega
$$

### 3.6 Analog Characteristics

### 3.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Input channel | Reference Voltage |  |  |
| :---: | :---: | :---: | :---: |
|  | Reference voltage ( + ) $=A V_{\text {REFP }}$ <br> Reference voltage ( - ) = AVREFM | Reference voltage ( + ) = VDD <br> Reference voltage ( - ) = Vss | Reference voltage ( + ) $=\mathrm{V}_{\mathrm{BGR}}$ <br> Reference voltage (-) = AV ${ }_{\text {refm }}$ |
| ANIO, ANI1 | - | Refer to 3.6.1(3). | Refer to 3.6.1 (4). |
| ANI16 to ANI23 | Refer to 3.6.1 (2). |  |  |
| Internal reference voltage Temperature sensor output voltage | Refer to 3.6.1 (1). |  | - |

(1) When reference voltage (+) = AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVREFm/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.4 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq \mathrm{VDD}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EV}$ Ss $=0 \mathrm{~V}$, Reference voltage ( + ) $=A V_{\text {Refp, }}$ Reference voltage ( - ) $=A V_{\text {Refm }}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}$ Note 3 | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 3.5$ | LSB |
| Conversion time | tconv | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}$ Note 3 | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | Efs | 10-bit resolution $A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.25$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution $A V_{\text {REFP }}=V_{D D} \text { Note } 3$ | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution <br> $A V_{\text {REFP }}=V_{D D}$ Note 3 | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | LSB |
| Analog input voltage | $V_{\text {AIN }}$ | Internal reference voltage ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{\text {BGR }}$ Note 4 |  |  | V |
|  |  | Temperature sensor output voltage ( $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{\text {TMPS25 }}{ }^{\text {Note }} 4$ |  |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{r e f p}<V_{d D}$, the MAX. values are as follows.

Overall error: Add $\pm 1.0$ LSB to the MAX. value when $A V_{\text {REFP }}=V_{D D}$.
Zero-scale error/Full-scale error: Add $\pm 0.05 \%$ FSR to the MAX. value when $A V_{\text {REFP }}=V_{D D}$. Integral linearity error/ Differential linearity error: Add $\pm 0.5$ LSB to the MAX. value when AVREFP = VdD.
4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
(2) When reference voltage (+) = AVrefp/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VDD} \leq 5.5 \mathrm{~V}, 2.4 \mathrm{~V} \leq \mathrm{AV}$ REFP $\leq \mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=\mathrm{EV}$ ss $=0 \mathrm{~V}$, Reference voltage ( + ) $=A V_{\text {refp, }}$ Reference voltage ( - ) $=A V_{\text {Refm }}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution <br> $A V_{\text {REFP }}=E V_{D D}=V_{D D}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 5.0$ | LSB |
| Conversion time | tconv | 10-bit resolution$A V_{\text {REFP }}=E V_{D D}=V_{D D} \text { Note } 3$ | $3.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{S}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 10-bit resolution $A V_{R E F P}=E V_{D D}=V_{D D} \text { Note } 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, }} 2$ | Efs | 10-bit resolution <br> $A V_{\text {REFP }}=E V_{D D}=V_{D D}{ }^{\text {Note }} 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.35$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution <br> $\mathrm{AV}_{\text {REFP }}=E V_{D D}=\mathrm{V}_{\mathrm{DD}}{ }^{\text {Note } 3}$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution $A V_{R E F P}=E V_{D D}=V_{D D} \text { Note } 3$ | $2.4 \mathrm{~V} \leq \mathrm{AV}_{\text {REFP }} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ | ANI16 to ANI23 |  | 0 |  | AVrefp and EVDd | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. When $A V_{R E F P}<E V_{D D}=V_{D D}$, the MAX. values are as follows.

Overall error: Add $\pm 4.0$ LSB to the MAX. value when $A V_{\text {refp }}=V_{d D}$.
Zero-scale error/Full-scale error: Add $\pm 0.20 \%$ FSR to the $M A X$. value when $A V_{\text {REFP }}=V_{D D}$. Integral linearity error/ Differential linearity error: Add $\pm 2.0$ LSB to the MAX. value when AVREFP $=V_{D D}$.
(3) When reference voltage ( + ) = Vdd (ADREFP1 = 0 , ADREFP0 $=0$ ), reference voltage $(-)=$ Vss (ADREFM $=0$ ), target pin : ANIO, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EV}$ ss $=0 \mathrm{~V}$, Reference voltage $(+)=\mathrm{VdD}$, Reference voltage ( - ) $=\mathrm{Vss}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  | 10 | bit |
| Overall error ${ }^{\text {Note } 1}$ | AINL | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 1.2 | $\pm 7.0$ | LSB |
| Conversion time | tconv | 10-bit resolution | $3.6 \mathrm{~V} \leq \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ | 2.125 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 3.1875 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
|  |  | 10-bit resolution <br> Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | $3.6 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 2.375 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 3.5625 |  | 39 | $\mu \mathrm{s}$ |
|  |  |  | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{S}$ |
| Zero-scale error ${ }^{\text {Notes }} 1,2$ | Ezs | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Full-scale error ${ }^{\text {Notes 1, } 2}$ | Efs | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.0$ | LSB |
| Differential linearity error Note 1 | DLE | 10-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Analog input voltage | Vain | ANIO, ANI1 |  | 0 |  | Vdd | V |
|  |  | ANI16 to ANI23 |  | 0 |  | EVdd | V |
|  |  | Internal reference voltage output ( $2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $V_{\text {bGR }} \text { Note } 3$ |  |  | V |
|  |  | Temperature sensor output voltage (2.4 V $\leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$, HS (high-speed main) mode) |  | $\text { VTMPS25 }^{\text {Note } 3}$ |  |  | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage ( - ) = AVrefm/ANI1 (ADREFM = 1), target pin : ANIO, ANI16 to ANI23
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, V ss $=\mathrm{EV}$ ss $=0 \mathrm{~V}$, Reference voltage $(+)=\mathrm{V}_{\mathrm{BGR}}{ }^{\text {Note }}{ }^{3}$, Reference voltage (-) = AVRefm ${ }^{\text {Note }} 4=0 \mathrm{~V}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | RES |  |  | 8 |  |  | bit |
| Conversion time | tconv | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 17 |  | 39 | $\mu \mathrm{s}$ |
| Zero-scale error ${ }^{\text {Notes } 1,2}$ | Ezs | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.60$ | \%FSR |
| Integral linearity error ${ }^{\text {Note } 1}$ | ILE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
| Differential linearity error ${ }^{\text {Note } 1}$ | DLE | 8-bit resolution | $2.4 \mathrm{~V} \leq \mathrm{V} D \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.0$ | LSB |
| Analog input voltage | V ${ }_{\text {AIN }}$ |  |  | 0 |  | $V_{B G R}{ }^{\text {Note }} 3$ | V |

Notes 1. Excludes quantization error ( $\pm 1 / 2$ LSB).
2. This value is indicated as a ratio (\%FSR) to the full-scale value.
3. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.
4. When reference voltage ( - = V ss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35 \%$ FSR to the MAX. value when reference voltage ( - = AVREFM.
Integral linearity error: Add $\pm 0.5$ LSB to the MAX. value when reference voltage $(-)=A V_{\text {Refm }}$.
Differential linearity error: Add $\pm 0.2$ LSB to the MAX. value when reference voltage ( - ) = AVREFm.

### 3.6.2 Temperature sensor/internal reference voltage characteristics

$\left(T_{A}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq E V_{D D}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=E V_{s s}=0 \mathrm{~V}$, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature sensor output voltage | VTMPS25 | Setting ADS register $=80 \mathrm{H}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ |  | 1.05 |  | V |
| Internal reference voltage | Vbgr | Setting ADS register $=81 \mathrm{H}$ | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVtmps | Temperature sensor that depends on the temperature |  | -3.6 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Operation stabilization wait time | tamp |  | 5 |  |  | $\mu \mathrm{S}$ |

### 3.6.3 POR circuit characteristics

$\left(T_{A}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Detection voltage | VPOR | The power supply voltage is rising. | 1.45 | 1.51 | 1.57 | V |
|  | VPDR | The power supply voltage is falling. | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width | TPW |  | 300 |  |  | $\mu \mathrm{~s}$ |

Note Minimum time required for a POR reset when Vdd exceeds below Vpdr. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when $V_{D D}$ exceeds $V_{P O R}$ while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).


### 3.6.4 LVD circuit characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{EVDD}=\mathrm{V} D \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=\mathrm{EV} \mathrm{Ss}=0 \mathrm{~V}\right)$

| Parameter |  | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detection voltage | Supply voltage level | VLvdo | Power supply rise time | 3.90 | 4.06 | 4.22 | V |
|  |  |  | Power supply fall time | 3.83 | 3.98 | 4.13 | V |
|  |  | VLVD1 | Power supply rise time | 3.60 | 3.75 | 3.90 | V |
|  |  |  | Power supply fall time | 3.53 | 3.67 | 3.81 | V |
|  |  | VLVD2 | Power supply rise time | 3.01 | 3.13 | 3.25 | V |
|  |  |  | Power supply fall time | 2.94 | 3.06 | 3.18 | V |
|  |  | VLVD3 | Power supply rise time | 2.90 | 3.02 | 3.14 | V |
|  |  |  | Power supply fall time | 2.85 | 2.96 | 3.07 | V |
|  |  | VLvD4 | Power supply rise time | 2.81 | 2.92 | 3.03 | V |
|  |  |  | Power supply fall time | 2.75 | 2.86 | 2.97 | V |
|  |  | V LvD5 | Power supply rise time | 2.70 | 2.81 | 2.92 | V |
|  |  |  | Power supply fall time | 2.64 | 2.75 | 2.86 | V |
|  |  | VLVD6 | Power supply rise time | 2.61 | 2.71 | 2.81 | V |
|  |  |  | Power supply fall time | 2.55 | 2.65 | 2.75 | V |
|  |  | VLVD7 | Power supply rise time | 2.51 | 2.61 | 2.71 | V |
|  |  |  | Power supply fall time | 2.45 | 2.55 | 2.65 | V |
| Minimum pulse width |  | tıw |  | 300 |  |  | $\mu \mathrm{S}$ |
| Detection delay time |  |  |  |  |  | 300 | $\mu \mathrm{S}$ |

## LVD Detection Voltage of Interrupt \& Reset Mode

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{PDR}} \leq \mathrm{EV} \mathrm{DD}=\mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$, Vss $=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt and reset mode | Vlvddo | $V_{\text {POC2, }}$, $\mathrm{VPOC1}^{1}$, $\mathrm{V}_{\text {POC0 }}=0,1,1$, falling reset voltage |  | 2.64 | 2.75 | 2.86 | V |
|  | VLVDD1 | LVIS1, LVIS0 = 1, 0 | Rising release reset voltage | 2.81 | 2.92 | 3.03 | V |
|  |  |  | Falling interrupt voltage | 2.75 | 2.86 | 2.97 | V |
|  | VLVDD2 | LVIS1, LVIS0 = 0, 1 | Rising release reset voltage | 2.90 | 3.02 | 3.14 | V |
|  |  |  | Falling interrupt voltage | 2.85 | 2.96 | 3.07 | V |
|  | V ${ }_{\text {lvdd3 }}$ | LVIS1, LVIS0 = 0, 0 | Rising release reset voltage | 3.90 | 4.06 | 4.22 | V |
|  |  |  | Falling interrupt voltage | 3.83 | 3.98 | 4.13 | V |

### 3.6.5 Power supply voltage rising slope characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| Power supply voltage rising slope | SvdD |  |  |  | 54 | V/ms |

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

### 3.7 LCD Characteristics

### 3.7.1 Resistance division method

## (1) Static display mode

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{L}}(\mathrm{MIN}.) \leq \mathrm{VdD}^{\text {Note }} \leq 5.5 \mathrm{~V}, \mathrm{Vss}^{2}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.0 |  | $V_{D D}$ | V |

Note Must be 2.4 V or higher.
(2) $1 / 2$ bias method, $1 / 4$ bias method
$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{V} \mathrm{L} 4(\mathrm{MIN}.) \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.7 |  | $V_{D D}$ | V |

(3) $1 / 3$ bias method

$$
\left(\mathrm{T}_{\mathrm{A}}=-40 \text { to }+105^{\circ} \mathrm{C}, \mathrm{~V} 44(\mathrm{MIN} .) \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}\right)
$$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| LCD drive voltage | $\mathrm{V}_{\mathrm{L} 4}$ |  | 2.5 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |

### 3.7.2 Internal voltage boosting method

(1) $1 / 3$ bias method
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD output voltage variation range | VL1 | $\begin{aligned} & \mathrm{C} 1 \text { to } \mathrm{C}^{\text {Note } 1} \\ & =0.47 \mu \mathrm{~F} \end{aligned}$ | VLCD $=04 \mathrm{H}$ | 0.90 | 1.00 | 1.08 | V |
|  |  |  | VLCD $=05 \mathrm{H}$ | 0.95 | 1.05 | 1.13 | V |
|  |  |  | VLCD $=06 \mathrm{H}$ | 1.00 | 1.10 | 1.18 | V |
|  |  |  | VLCD $=07 \mathrm{H}$ | 1.05 | 1.15 | 1.23 | V |
|  |  |  | VLCD $=08 \mathrm{H}$ | 1.10 | 1.20 | 1.28 | V |
|  |  |  | VLCD $=09 \mathrm{H}$ | 1.15 | 1.25 | 1.33 | V |
|  |  |  | VLCD $=0 \mathrm{AH}$ | 1.20 | 1.30 | 1.38 | V |
|  |  |  | VLCD $=0 B H$ | 1.25 | 1.35 | 1.43 | V |
|  |  |  | VLCD $=0 \mathrm{CH}$ | 1.30 | 1.40 | 1.48 | V |
|  |  |  | VLCD $=0 \mathrm{DH}$ | 1.35 | 1.45 | 1.53 | V |
|  |  |  | VLCD $=0 \mathrm{EH}$ | 1.40 | 1.50 | 1.58 | V |
|  |  |  | VLCD $=0 \mathrm{FH}$ | 1.45 | 1.55 | 1.63 | V |
|  |  |  | VLCD $=10 \mathrm{H}$ | 1.50 | 1.60 | 1.68 | V |
|  |  |  | VLCD $=11 \mathrm{H}$ | 1.55 | 1.65 | 1.73 | V |
|  |  |  | VLCD $=12 \mathrm{H}$ | 1.60 | 1.70 | 1.78 | V |
|  |  |  | VLCD $=13 \mathrm{H}$ | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C1 to C4 ${ }^{\text {Note } 1}$ | $0.47 \mu \mathrm{~F}$ | $\begin{aligned} & 2 V_{\mathrm{L} 1} \\ & -0.1 \end{aligned}$ | 2 V L1 | 2 V L1 | V |
| Tripler output voltage | VL4 | C1 to C4 ${ }^{\text {Note }} 1$ | $0.47 \mu \mathrm{~F}$ | $\begin{gathered} 3 V_{\mathrm{L} 1} \\ -0.15 \end{gathered}$ | 3 V L1 | $3 \mathrm{~V}_{\mathrm{L} 1}$ | V |
| Reference voltage setup time ${ }^{\text {Note } 2}$ | twwaiti |  |  | 5 |  |  | ms |
| Voltage boost wait time ${ }^{\text {Note } 3}$ | twwaitz | C1 to C4 ${ }^{\text {Note }} 1$ | $0.47 \mu \mathrm{~F}$ | 500 |  |  | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.
C1: A capacitor connected between CAPH and CAPL
C2: A capacitor connected between VL1 and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=0.47 \mu \mathrm{~F} \pm 30 \%$
2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSETO bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON $=1$ ).
3. This is the wait time from when voltage boosting is started ( $\mathrm{VLCON}=1$ ) until display is enabled (LCDON $=1$ ).

## (2) $1 / 4$ bias method

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD output voltage variation range | $\mathrm{V}_{\text {L1 }}$ Note 4 | $\begin{aligned} & \text { C1 to C5 }{ }^{\text {Note } 1} \\ & =0.47 \mu \mathrm{~F} \end{aligned}$ | VLCD $=04 \mathrm{H}$ | 0.90 | 1.00 | 1.08 | V |
|  |  |  | VLCD $=05 \mathrm{H}$ | 0.95 | 1.05 | 1.13 | V |
|  |  |  | VLCD $=06 \mathrm{H}$ | 1.00 | 1.10 | 1.18 | V |
|  |  |  | VLCD $=07 \mathrm{H}$ | 1.05 | 1.15 | 1.23 | V |
|  |  |  | VLCD $=08 \mathrm{H}$ | 1.10 | 1.20 | 1.28 | V |
|  |  |  | VLCD $=09 \mathrm{H}$ | 1.15 | 1.25 | 1.33 | V |
|  |  |  | VLCD $=0 \mathrm{AH}$ | 1.20 | 1.30 | 1.38 | V |
|  |  |  | VLCD $=0 \mathrm{BH}$ | 1.25 | 1.35 | 1.43 | V |
|  |  |  | VLCD $=0 \mathrm{CH}$ | 1.30 | 1.40 | 1.48 | V |
|  |  |  | VLCD $=0 \mathrm{DH}$ | 1.35 | 1.45 | 1.53 | V |
|  |  |  | VLCD $=0 \mathrm{EH}$ | 1.40 | 1.50 | 1.58 | V |
|  |  |  | VLCD $=0 \mathrm{FH}$ | 1.45 | 1.55 | 1.63 | V |
|  |  |  | VLCD $=10 \mathrm{H}$ | 1.50 | 1.60 | 1.68 | V |
|  |  |  | VLCD $=11 \mathrm{H}$ | 1.55 | 1.65 | 1.73 | V |
|  |  |  | VLCD $=12 \mathrm{H}$ | 1.60 | 1.70 | 1.78 | V |
|  |  |  | VLCD $=13 \mathrm{H}$ | 1.65 | 1.75 | 1.83 | V |
| Doubler output voltage | VL2 | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | $2 \mathrm{~V}_{\text {L } 1-0.08 ~}^{\text {- }}$ | $2 \mathrm{~V}_{\mathrm{L}}$ | $2 \mathrm{~V}_{\mathrm{L}}$ | V |
| Tripler output voltage | VL3 | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | $3 \mathrm{~V}_{\mathrm{L} 1}-0.12$ | $3 \mathrm{~V}_{\mathrm{L} 1}$ | $3 \mathrm{~V}_{\mathrm{L} 1}$ | V |
| Quadruply output voltage | $\mathrm{V}_{\text {L4 }}$ Note 4 | C 1 to $\mathrm{C}^{\text {Note } 1}=0.47 \mu \mathrm{~F}$ |  | $4 \mathrm{~V}_{\text {L1 }}-0.16$ | $4 \mathrm{~V}_{\mathrm{L} 1}$ | 4 V L1 | V |
| Reference voltage setup time ${ }^{\text {Note } 2}$ | tvwalt1 |  |  | 5 |  |  | ms |
| Voltage boost wait time ${ }^{\text {Note } 3}$ | tvwait2 | C1 to C5 ${ }^{\text {Note } 1}$ | $0.47 \mu \mathrm{~F}$ | 500 |  |  | ms |

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.
C1: A capacitor connected between CAPH and CAPL
C2: A capacitor connected between VL1 and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL3 and GND
C5: A capacitor connected between Vட4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=\mathrm{C} 5=0.47 \mu \mathrm{~F} \pm 30 \%$
2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSETO bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON $=1$ ).
3. This is the wait time from when voltage boosting is started (VLCON =1) until display is enabled (LCDON =1).
4. V L4 must be 5.5 V or lower.

### 3.7.3 Capacitor split method

1/3 bias method
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V 44 voltage | VL4 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ |  | VdD |  | V |
| $\mathrm{V}_{\text {L2 }}$ voltage | VL2 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ | $\begin{gathered} 2 / 3 \mathrm{~V} \mathrm{~L} 4 \\ -0.1 \end{gathered}$ | 2/3 VL4 | $\begin{gathered} 2 / 3 \mathrm{~V} \mathrm{~L} 4 \\ +0.1 \end{gathered}$ | V |
| VL1 voltage | VL1 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}^{\text {Note } 2}$ | $\begin{gathered} 1 / 3 \mathrm{~V} \mathrm{~L} 4 \\ -0.1 \end{gathered}$ | 1/3 V 44 | $\begin{gathered} 1 / 3 \mathrm{~V} \mathrm{~L} 4 \\ +0.1 \end{gathered}$ | V |
| Capacitor split wait time ${ }^{\text {Note } 1}$ | twwalt |  | 100 |  |  | ms |

Notes 1. This is the wait time from when voltage bucking is started ( $\mathrm{VLCON}=1$ ) until display is enabled (LCDON $=1$ ).
2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL
C 2 : A capacitor connected between $\mathrm{V}_{\mathrm{L}}$ and GND
C3: A capacitor connected between VL2 and GND
C4: A capacitor connected between VL4 and GND
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=0.47 \mu \mathrm{~F} \pm 30 \%$

### 3.8 RAM Data Retention Characteristics

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $\left.+105^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Data retention supply voltage | VDDDR |  | $1.44^{\text {Note }}$ |  | 5.5 | V |

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.


### 3.9 Flash Memory Programming Characteristics

( $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{VdD} \leq 5.5 \mathrm{~V}$, $\mathrm{Vss}^{2}=\mathrm{EVss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock frequency | fcLk | $1.8 \mathrm{~V} \leq \mathrm{V} \mathrm{DD} \leq 5.5 \mathrm{~V}$ | 1 |  | 24 | MHz |
| Number of code flash rewrites Notes 1, 2, 3 | Cerwr | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}^{\text {Note } 4}$ | 1,000 |  |  | Times |
| Number of data flash rewrites Notes 1, 2, 3 |  | Retained for 1 year $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{\text {Note } 4}$ |  | 1,000,000 |  |  |
|  |  | Retained for 5 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}^{\text {Note } 4}$ | 100,000 |  |  |  |
|  |  | Retained for 20 years $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}^{\text {Note } 4}$ | 10,000 |  |  |  |

Notes 1. 1 erase +1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
4. This temperature is the average value at which data are retained.

### 3.10 Dedicated Flash Memory Programmer Communication (UART)

$\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+105^{\circ} \mathrm{C}, 2.4 \mathrm{~V} \leq \mathrm{EVDD}=\mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{ss}}=\mathrm{EV}$ ss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Transfer rate |  | During flash memory programming | 115,200 |  | $1,000,000$ | bps |

### 3.11 Timing Specifications for Switching Flash Memory Programming Modes <br> ( $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}$ to $+105^{\circ} \mathrm{C}, \mathbf{2 . 4} \mathrm{V} \leq \mathrm{EV} \mathrm{dD}=\mathrm{V} \mathrm{dD} \leq 5.5 \mathrm{~V}, \mathrm{Vss}=\mathrm{EVss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Time to complete the communication for the initial setting after the external reset is released | tsuinit | POR and LVD reset must be released before the external reset is released. |  |  | 100 | ms |
| Time to release the external reset after the TOOLO pin is set to the low level | tsu | POR and LVD reset must be released before the external reset is released. | 10 |  |  | $\mu \mathrm{S}$ |
| Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory) | thd | POR and LVD reset must be released before the external reset is released. | 1 |  |  | ms |


<1> The low level is input to the TOOL0 pin.
<2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
$<3>$ The TOOLO pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
tsu: Time to release the external reset after the TOOLO pin is set to the low level
thd: Time to hold the TOOLO pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 4. PACKAGE DRAWINGS

### 4.1 32-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP32-7×7-0.80 | PLQP0032GB-A | P32GA-80-GBT-1 | 0.2 |


detail of lead end


## NOTE

1.Dimensions " $※ 1$ " and " $※ 2$ " do not include mold flash.
2.Dimension " $※ 3$ " does not include trim offset.

|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| D | $7.00 \pm 0.10$ |
| E | $7.00 \pm 0.10$ |
| HD | $9.00 \pm 0.20$ |
| HE | $9.00 \pm 0.20$ |
| A | 1.70 MAX |
| A 1 | $0.10 \pm 0.10$ |
| A 2 | 1.40 |
| b | $0.37 \pm 0.05$ |
| c | $0.145 \pm 0.055$ |
| L | $0.50 \pm 0.20$ |
| $\theta$ | $0^{\circ}$ to $8^{\circ}$ |
| e | 0.80 |
| x | 0.20 |
| $y$ | 0.10 |


| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-LQFP32-7x7-0.80 | PLQP0032GE-A | 0.18 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 1.60 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~A}_{2}$ | 1.35 | 1.40 | 1.45 |
| D | - | 9.00 | - |
| $\mathrm{D}_{1}$ | - | 7.00 | - |
| E | - | 9.00 | - |
| $\mathrm{E}_{1}$ | - | 7.00 | - |
| N | - | 32 | - |
| e | - | 0.80 | - |
| b | 0.30 | 0.37 | 0.45 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.00 | - |
| aaa | - | - | 0.20 |
| bbb | - | - | 0.20 |
| ccc | - | - | 0.10 |
| ddd | - | - | 0.20 |

### 4.2 44-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP44-10×10-0.80 | PLQP0044GC-A | P44GB-80-UES-2 | 0.36 |

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

| (UNIT:mm) |  |
| :---: | :---: |
| ITEM | DIMENSIONS |
| D | $10.00 \pm 0.20$ |
| E | $10.00 \pm 0.20$ |
| HD | $12.00 \pm 0.20$ |
| HE | $12.00 \pm 0.20$ |
| A | 1.60 MAX . |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.37+0.08$ |
| c | $0.145+0.055$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
|  | $3^{\circ}+5^{\circ}$ |
| e | 0.80 |
| x | 0.20 |
| y | 0.10 |
| ZD | 1.00 |
| ZE | 1.00 |

© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS[Typ.] |
| :---: | :---: | :---: | :---: |
| P-LQFP44-10×10-0.80 | PLQP0044GC-D | - | 0.36 g |



NOTE)
DIMENSIONS **1" AND "*2" DO NOT INCLUDE MOLD FLASH. DIMENSION '*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WTHIN THE HATCHED AREA. CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.


Detail F

| Reference <br> Symbol | Dimension in Milimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.8 | 10.0 | 10.2 |
| E | 9.8 | 10.0 | 10.2 |
| A 2 | - | 1.4 | - |
| HD | 11.8 | 12.0 | 12.2 |
| HE | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.6 |
| A 1 | 0.05 | - | 0.15 |
| bp | 0.22 | 0.37 | 0.45 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| $e$ | - | 0.80 | - |
| $\times$ | - | - | 0.20 |
| y | - | - | 0.10 |
| Lp | 0.45 | 0.6 | 0.75 |
| L 1 | - | 1.0 | - |


| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-LQFP044-10x10-0.80 | PLQP0044GE-A | 0.34 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 1.60 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~A}_{2}$ | 1.35 | 1.40 | 1.45 |
| D | - | 12.00 | - |
| $\mathrm{D}_{1}$ | - | 10.00 | - |
| E | - | 12.00 | - |
| $\mathrm{E}_{1}$ | - | 10.00 | - |
| N | - | 44 | - |
| e | - | 0.80 | - |
| b | 0.30 | 0.37 | 0.45 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| L | 0.45 | 0.60 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.00 | - |
| aaa | - | - | 0.20 |
| bbb | - | - | 0.20 |
| ccc | - | - | 0.10 |
| ddd | - | - | 0.20 |

### 4.3 48-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KF-A | P48GA-50-8EU-1 | 0.16 |

Each lead centerline is located within 0.08 mm of

|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| D | $7.00 \pm 0.20$ |
| E | $7.00 \pm 0.20$ |
| HD | $9.00 \pm 0.20$ |
| HE | $9.00 \pm 0.20$ |
| A | 1.60 MAX |
| A 1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| b | $0.22 \pm 0.05$ |
| c | $0.145^{+0.055} 0.045$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L 1 | $1.00 \pm 0.20$ |
|  | $3^{\circ}{ }^{\circ} 5^{\circ}{ }^{\circ}$ |
| e | 0.50 |
| x | 0.08 |
| $y$ | 0.08 |
| ZD | 0.75 |
| ZE | 0.75 |
|  |  | its true position at maximum material condition.

© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KB-B | - | 0.2 |



Unit: mm
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE

LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY

| Reference <br> Symbol | Dimensions in milimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 6.9 | 7.0 | 7.1 |
| E | 6.9 | 7.0 | 7.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 8.8 | 9.0 | 9.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 8.8 | 9.0 | 9.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.17 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |

© 2015 Renesas Electronics Corporation. All rights reserved.

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-LFQFP48-7x7-0.50 | PLQP0048KL-A | 0.18 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 1.60 |
| $A_{1}$ | 0.05 | - | 0.15 |
| $A_{2}$ | 1.35 | 1.40 | 1.45 |
| $D$ | - | 9.00 | - |
| $D_{1}$ | - | 7.00 | - |
| $E$ | - | 9.00 | - |
| $E_{1}$ | - | 7.00 | - |
| $N$ | - | 48 | - |
| $e$ | - | 0.50 | - |
| $b$ | 0.17 | 0.22 | 0.27 |
| $c$ | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| $L$ | 0.45 | 0.60 | 0.75 |
| $L_{1}$ | - | 1.00 | - |
| aaa | - | - | 0.20 |
| $b b b$ | - | - | 0.20 |
| ccc | - | - | 0.08 |
| ddd | - | - | 0.08 |

### 4.4 52-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP52-10×10-0.65 | PLQP0052JA-A | P52GB-65-GBS-1 | 0.3 |


© 2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP52-10×10-0.65 | PLQP0052JD-B | P52GB-65-UET-2 | 0.36 |

NOTE
Each lead centerline is located within 0.13 mm of its true position at maximum material condition.
detail of lead end

(UNIT:mm)
ITEM DIMENSIONS

| D | $10.00 \pm 0.20$ |
| :---: | :--- |
| $E$ | $10.00 \pm 0.20$ |
| $H D$ | $12.00 \pm 0.20$ |
| $H E$ | $12.00 \pm 0.20$ |
| A | 1.60 MAX. |
| A1 | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| $b$ | $0.32_{-0.07}^{+0.08}$ |
| $c$ | $0.145_{-0.045}^{+0.055}$ |
| L | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
| $\theta$ | $3^{\circ}{ }_{-3^{\circ}}^{\circ}$ |
| e | 0.65 |
| $x$ | 0.13 |
| $y$ | 0.10 |
| ZD | 1.10 |
| ZE | 1.10 |

### 4.5 64-pin Package

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LQFP64-12×12-0.65 | PLQP0064JA-A | P64GK-65-UET-2 | 0.51 |

 its true position at maximum material condition.

| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-LQFP64-12×12-0.65 | PLQP0064JB-A | 0.50 |


detail of leadend


NOTE
1.DIMENSIONS "*1" AND "*2"DO NOT INCLUDE MOLD FLASH.
2.DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| E | 11.90 | 12.00 | 12.10 |
| D | 11.90 | 12.00 | 12.10 |
| $\mathrm{~A}_{2}$ | - | 1.40 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 13.80 | 14.00 | 14.20 |
| $\mathrm{H}_{\mathrm{E}}$ | 13.80 | 14.00 | 14.20 |
| A | - | - | 1.70 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| Lp | 0.45 | 0.60 | 0.75 |
| L 1 | - | 1.00 | - |
| $\mathrm{b}_{\mathrm{p}}$ | 0.27 | 0.32 | 0.37 |
| c | 0.09 | - | 0.20 |
| e | - | 0.65 | - |
| $\theta$ | 0.00 | 3.50 | 8.00 |
| x | - | - | 0.08 |
| y | - | - | 0.08 |


| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10×10-0.50 | PLQP0064KF-A | P64GB-50-UEU-2 | 0.35 |

NOTE

|  | (UNIT:mm) |
| :---: | :--- |
| ITEM | DIMENSIONS |
| $D$ | $10.00 \pm 0.20$ |
| $E$ | $10.00 \pm 0.20$ |
| $H D$ | $12.00 \pm 0.20$ |
| $H E$ | $12.00 \pm 0.20$ |
| $A$ | 1.60 MAX |
| $A 1$ | $0.10 \pm 0.05$ |
| A2 | $1.40 \pm 0.05$ |
| A3 | 0.25 |
| $b$ | $0.22 \pm 0.05$ |
| $c$ | $0.145^{+0.055} 0.045$ |
| $L$ | 0.50 |
| Lp | $0.60 \pm 0.15$ |
| L1 | $1.00 \pm 0.20$ |
|  | $3^{\circ+5} 3^{\circ}$ |
| $e$ | 0.50 |
| $x$ | 0.08 |
| $y$ | 0.08 |
| $Z D$ | 1.25 |
| $Z E$ | 1.25 |

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.
©2012 Renesas Electronics Corporation. All rights reserved.

| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-LFQFP64-10x10-0.50 | PLQP0064KB-C | - | 0.3 |

. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH
DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE

LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| $\mathrm{~A}_{2}$ | - | 1.4 | - |
| $\mathrm{H}_{\mathrm{D}}$ | 11.8 | 12.0 | 12.2 |
| $\mathrm{H}_{\mathrm{E}}$ | 11.8 | 12.0 | 12.2 |
| A | - | - | 1.7 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~b}_{\mathrm{p}}$ | 0.15 | 0.20 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $8^{\circ}$ |
| e | - | 0.5 | - |
| x | - | - | 0.08 |
| y | - | - | 0.08 |
| $\mathrm{~L}_{\mathrm{p}}$ | 0.45 | 0.6 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.0 | - |



NOTE)


| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-LFQFP064-10x10-0.50 | PLQP0064KL-A | 0.36 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 1.60 |
| $\mathrm{~A}_{1}$ | 0.05 | - | 0.15 |
| $\mathrm{~A}_{2}$ | 1.35 | 1.40 | 1.45 |
| D | - | 12.00 | - |
| $\mathrm{D}_{1}$ | - | 10.00 | - |
| $E^{E_{1}}$ | - | 12.00 | - |
| N | - | 10.00 | - |
| e | - | 0.50 | - |
| $b$ | 0.17 | 0.22 | 0.27 |
| c | 0.09 | - | 0.20 |
| $\theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $7^{\circ}$ |
| $L^{\circ}$ | 0.45 | 0.60 | 0.75 |
| $\mathrm{~L}_{1}$ | - | 1.00 | - |
| aaa | - | - | 0.20 |
| bbb | - | - | 0.20 |
| ccc | - | - | 0.08 |
| ddd | - | - | 0.08 |


| JEITA Package Code | RENESAS Code | Previous Code | MASS (Typ) [g] |
| :---: | :---: | :---: | :---: |
| P-HWQFN64-8x8-0.40 | PWQN0064LA-A | P64K8-40-9B5-4 | 0.16 |

Unit: mm



| Reference <br> Symbol | Dimensions in millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| D | 7.95 | 8.00 | 8.05 |
| E | 7.95 | 8.00 | 8.05 |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | - | - |
| b | 0.17 | 0.20 | 0.23 |
| e | - | 0.40 | - |
| Lp | 0.30 | 0.40 | 0.50 |
| x | - | - | 0.05 |
| y | - | - | 0.05 |
| $\mathrm{Z}_{\mathrm{D}}$ | - | 1.00 | - |
| $\mathrm{Z}_{\mathrm{E}}$ | - | 1.00 | - |
| $\mathrm{C}_{2}$ | 0.15 | 0.20 | 0.25 |
| $\mathrm{D}_{2}$ | - | 6.50 | - |
| $\mathrm{E}_{2}$ | - | 6.50 | - |


| JEITA Package code | RENESAS code | MASS(TYP.)[g] |
| :---: | :---: | :---: |
| P-HWQFN064-8x8-0.40 | PWQN0064LB-A | 0.18 |



| Reference <br> Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | - | - | 0.80 |
| $\mathrm{~A}_{1}$ | 0.00 | 0.02 | 0.05 |
| $\mathrm{~A}_{3}$ | 0.203 REF. |  |  |
| b | 0.15 | 0.20 | 0.25 |
| D | 8.00 BSC |  |  |
| E | 8.00 BSC |  |  |
| e | 0.40 BSC |  |  |
| L | 0.35 | 0.40 | 0.45 |
| K | 0.20 | - | - |
| $\mathrm{D}_{2}$ | 4.15 | 4.20 | 4.25 |
| $\mathrm{E}_{2}$ | 4.15 | 4.20 | 4.25 |
| aaa | 0.10 |  |  |
| bbb | 0.07 |  |  |
| ccc | 0.10 |  |  |
| ddd | 0.05 |  |  |
| eee | 0.08 |  |  |
| fff | 0.10 |  |  |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.01 | Feb 20, 2012 | - | First Edition issued |
| 0.02 | Sep 26, 2012 | 7, 8 | Modification of caution 2 in 1.3.5 64-pin products |
|  |  | 15 | Modification of I/O port in 1.6 Outline of Functions |
|  |  | - | Modification of 2. ELECTRICAL SPECIFICATIONS (TARGET) |
|  |  | - | Update of package drawings in 3. PACKAGE DRAWINGS |
| 1.00 | Jan 31, 2013 | 11 to 15 | Modification of 1.5 Block Diagram |
|  |  | 16 | Modification of Note 2 in 1.6 Outline of Functions |
|  |  | 17 | Modification of 1.6 Outline of Functions |
|  |  | - | Deletion of target in 2. ELECTRICAL SPECIFICATIONS |
|  |  | 18 | Addition of caution 2 to 2 . ELECTRICAL SPECIFICATIONS |
|  |  | 19 | Addition of description, note 3, and remark 2 to 2.1 Absolute Maximum Ratings |
|  |  | 20 | Modification of description and addition of note to 2.1 Absolute Maximum Ratings |
|  |  | 22, 23 | Modification of 2.2 Oscillator Characteristics |
|  |  | 30 | Modification of notes 1 to 4 in 2.3.2 Supply current characteristics |
|  |  | 32 | Modification of notes 1, 3 to 6, 8 in 2.3.2 Supply current characteristics |
|  |  | 34 | Modification of notes $7,9,11$, and addition of notes 8,12 to 2.3.2 Supply current characteristics |
|  |  | 36 | Addition of description to 2.4 AC Characteristics |
|  |  | $\begin{aligned} & 38,40 \text { to } \\ & 42,44 \text { to } \\ & 46,48 \text { to } \\ & 52,54,55 \end{aligned}$ | Modification of 2.5.1 Serial array unit |
|  |  | 57, 58 | Modification of 2.5.2 Serial interface IICA |
|  |  | 62 | Modification of 2.6.2 Temperature sensor/internal reference voltage characteristics |
|  |  | 64 | Addition of note and caution in 2.6.5 Supply voltage rise time |
|  |  | 69 | Modification of 2.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics |
|  |  | 69 | Modification of conditions in 2.9 Timing Specs for Switching Flash Memory Programming Modes |
|  |  | 70 | Modification of 2.10 Timing Specifications for Switching Flash Memory Programming Modes |
| 2.00 | Jan 10, 2014 | 1 | Modification of 1.1 Features |
|  |  | 3 | Modification of Figure 1-1 |
|  |  | 4 | Modification of part number, note, and caution |
|  |  | 5 to 10 | Deletion of COMEXP pin in 1.3.1 to 1.3.5. |
|  |  | 11 | Modification of description in 1.4 Pin Identification |
|  |  | 12 to 16 | Deletion of COMEXP pin in 1.5.1 to 1.5.5 |
|  |  | 17 | Modification of table and note 2 in 1.6 Outline of Functions |
|  |  | 20 | Modification of description in Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) (1/3) |
|  |  | 21 | Modification of description and note 2 in Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) (2/3) |
|  |  | 23 | Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics |
|  |  | 23 | Modification of table in 2.2.2 On-chip oscillator characteristics |
|  |  | 24 | Modification of table, notes 2 and 3 in 2.3.1 Pin characteristics (1/5) |
|  |  | 25 | Modification of notes 1 and 3 in 2.3.1 Pin characteristics (2/5) |
|  |  | 30 | Modification of notes 1 and 4 in 2.3.2 Supply current characteristics (1/3) |
|  |  | 31, 32 | Modification of table, notes 1,5 , and 6 in 2.3.2 Supply current characteristics (2/3) |
|  |  | 33, 34 | Modification of table, notes $1,3,4$, and 5 to 10 in 2.3.2 Supply current characteristics (3/3) |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 2.00 | Jan 10, 2014 | 35 | Modification of table in 2.4 AC Characteristics |
|  |  | 36 | Addition of Minimum Instruction Execution Time during Main System Clock Operation |
|  |  | 37 | Modification of AC Timing Test Points and External System Clock Timing |
|  |  | 39 | Modification of AC Timing Test Points |
|  |  | 39 | Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode) |
|  |  | 41, 42 | Modification of description, remark 2 in (2) During communication at same potential (CSI mode) |
|  |  | 42, 43 | Modification of description in (3) During communication at same potential (CSI mode) |
|  |  | 45 | Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) (1/2) |
|  |  | 46, 48 | Modification of description, and remark 3 in (4) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (UART mode) ( $2 / 2$ ) |
|  |  | 49, 50 | Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential ( $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) |
|  |  | 51 | Modification of table and note in (6) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V})(1 / 3)$ |
|  |  | 52 | Modification of table and notes 1 to 3 in (6) Communication at different potential $(1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V})(2 / 3)$ |
|  |  | 53, 54 | Modification of table, note 3, and remark 3 in (6) Communication at different potential ( $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (3/3) |
|  |  | 56 | Modification of table in (7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (1/2) |
|  |  | 57 | Modification of table in (7) Communication at different potential (1.8 V, $2.5 \mathrm{~V}, 3 \mathrm{~V}$ ) (CSI mode) (2/2) |
|  |  | 59, 60 | Addition of (1) $I^{2} \mathrm{C}$ standard mode |
|  |  | 61 | Addition of (2) $I^{2} \mathrm{C}$ fast mode |
|  |  | 62 | Addition of (3) $\mathrm{I}^{2} \mathrm{C}$ fast mode plus |
|  |  | 63 | Addition of table in 2.6.1 A/D converter characteristics |
|  |  | 63, 64 | Modification of description and notes 3 to 5 in 2.6 .1 (1) |
|  |  | 65 | Modification of description, notes 3 and 4 in 2.6.1 (2) |
|  |  | 66 | Modification of description, notes 3 and 4 in 2.6.1 (3) |
|  |  | 67 | Modification of description, notes 3 and 4 in 2.6 .1 (4) |
|  |  | 67 | Modification of the table in 2.6.2 Temperature sensor/internal reference voltage characteristics |
|  |  | 68 | Modification of the table and note in 2.6.3 POR circuit characteristics |
|  |  | 70 | Modification of the table of LVD Detection Voltage of Interrupt \& Reset Mode |
|  |  | 70 | Modification from VDD rise slope to Power supply voltage rising slope in 2.6.5 Supply voltage rise time |
|  |  | 75 | Modification of description in 2.10 Dedicated Flash Memory Programmer Communication (UART) |
|  |  | 76 | Modification of the figure in 2.11 Timing Specifications for Switching Flash Memory Programming Modes |
|  |  | 77 to 126 | Addition of products for industrial applications ( $\mathrm{G}: \mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ ) |
|  |  | 127 to 133 | Addition of product names for industrial applications (G: $\mathrm{T}_{\mathrm{A}}=-40$ to $+105^{\circ} \mathrm{C}$ ) |
| 2.10 | Sep 30, 2016 | 5 | Modification of pin configuration in 1.3.1 32-pin products |
|  |  | 6 | Modification of pin configuration in 1.3.2 44-pin products |
|  |  | 7 | Modification of pin configuration in 1.3.3 48-pin products |
|  |  | 8 | Modification of pin configuration in 1.3.4 52-pin products |
|  |  | 9, 10 | Modification of pin configuration in 1.3.5 64-pin products |
|  |  | 17 | Modification of description of main system clock in 1.6 Outline of Functions |
|  |  | 74 | Modification of title of 2.8 RAM Data Retention Characteristics, Note, and figure |
|  |  | 74 | Modification of table of 2.9 Flash Memory Programming Characteristics |
|  |  | 123 | Modification of title of 3.8 RAM Data Retention Characteristics, Note, and figure |
|  |  | 123 | Modification of table of 3.9 Flash Memory Programming Characteristics and addition of Note 4 |
|  |  | 131 | Modification of 4.5 64-pin Products |


| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 2.11 | Feb 14, 2020 | 3 | Addition of packaging specifications in Figure 1-1 Part Number, Memory Size, and Package of RL78/L12 |
|  |  | 4, 5 | Addition of ordering part numbers and RENESAS codes in Table 1-1 List of Ordering Part Numbers |
|  |  | 6 to 11 | Additions of the package size and pin pitch in 1.3 Pin Configuration (Top View) |
|  |  | $\begin{gathered} 126,127, \\ 129, \\ 131 \text { to } 133, \\ 135 \end{gathered}$ | Modification of the titles of the subchapters and deletion of product names in Chapter 4 |
|  |  | 128 | Addition of figure in 4.2 44-pin Package |
|  |  | 130 | Addition of figure in 4.3 48-pin Package |
|  |  | 134 | Addition of figure in 4.5 64-pin Package |
| 2.12 | Dec 22, 2020 | 3 | Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/L12 |
|  |  | 4 | Modification of description in Table 1-1 List of Ordering Part Numbers |
|  |  | 135 | Addition of figure in 4.564 -pin Package |
| 2.20 | Dec 22, 2021 | 67 | Modification of description in 2.6.3 POR circuit characteristics |
|  |  | 117 | Modification of description in 3.6.3 POR circuit characteristics |
| 2.21 | Sep 30, 2022 | All | The module name for CSI was changed to Simplified SPI(CSI) |
|  |  | All | "wait" for IIC was modified to "clock stretch" |
|  |  | 4, 5 | Modification of description in Table 1-1. (1/2) to (2/2) |
|  |  | 127 | Addition of package drawing in 4.1 32-pin Package |
|  |  | 130 | Addition of package drawing in 4.2 44-pin Package |
|  |  | 133 | Addition of package drawing in 4.3 48-pin Package |
|  |  | 135 | Addition of package drawing in 4.4 52-pin Package |
|  |  | 137, 140 | Addition of package drawing in 4.5 64-pin Package |
| 2.21 | Feb 01, 2023 | 5 | Addition of title in Table 1-1. List of Ordering Part Numbers |
|  |  | 6 | Modification of 32-pin plastic LQFP ( $7 \times 7 \mathrm{~mm}, 0.8 \mathrm{~mm}$ pitch) |
|  |  | 6, 7 | Addition of Table 1-2. Alternate function of 32-pin products |
|  |  | 8 | Modification of 44-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.8 \mathrm{~mm}$ pitch) |
|  |  | 8 to 10 | Addition of Table 1-3. Alternate function of 44-pin products |
|  |  | 11 | Modification of 48-pin plastic LFQFP ( $7 \times 7 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch) |
|  |  | 11 to 13 | Addition of Table 1-4. Alternate function of 48-pin products |
|  |  | 14 | Modification of 52-pin plastic LQFP ( $10 \times 10 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch) |
|  |  | 14 to 16 | Addition of Table 1-5. Alternate function of 52-pin products |
|  |  | 17 | Modification of 64-pin plastic HWQFN ( $8 \times 8 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch) |
|  |  | 17 | Deletion of Cautions and Remarks in 64-pin plastic HWQFN ( $8 \times 8 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch) |
|  |  | 18 | Modification of 64-pin plastic LFQFP ( $10 \times 10 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch), 64-pin plastic LQFP ( $12 \times 12 \mathrm{~mm}, 0.65 \mathrm{~mm}$ pitch) |
|  |  | 19 to 21 | Addition of Table 1-6. Alternate function of 64-pin products |
|  |  | 22 | Modification of description in 1.4 Pin Identification |
|  |  | 23 | Modification of block diagram in 1.5.1 32-pin products |
|  |  | 24 | Modification of block diagram in 1.5.2 44-pin products |
|  |  | 25 | Modification of block diagram in 1.5.3 48-pin products |
|  |  | 26 | Modification of block diagram in 1.5.4 52-pin products |
|  |  | 27 | Modification of block diagram in 1.5.5 64-pin products |
|  |  | 41 | Modification of Notes 1 and 4 in 2.3.2 Supply current characteristics |
|  |  | 42 | Modification of table in 2.3.2 Supply current characteristics |
|  |  | 43 | Modification of Notes 1 and 5 and delete Notes 6 in 2.3.2 Supply current characteristics |
|  |  | 71 to 73 | Modification of Notes 2 in 2.5.2 Serial interface IICA |
|  |  | 99 | Modification of Notes 1 and 4 in 3.3.2 Supply current characteristics |
|  |  | 100 | Modification of table in 3.3.2 Supply current characteristics |
|  |  | 101 | Modification of Notes 1 and 5 and delete Notes 6 in 3.3.2 Supply current characteristics |
|  |  | 147 | Replacement of package drawing in 4.5 64-pin Package |

The mark " $<\mathrm{R}>$ " shows major revised points. The revised points can be easily searched by copying an " $<\mathrm{R}>$ " in the PDF file and specifying it in the "Find what:" field.

All trademarks and registered trademarks are the property of their respective owners.
SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash ${ }^{\circledR}$ technology licensed from Silicon Storage Technology, Inc.

## General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.
Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements Follow the guideline for input signal during power-off state as described in your product documentation.
4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input leve is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\mathrm{IL}}$ (Max.) and $\mathrm{V}_{\mathrm{IH}}$ (Min.).
7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.
(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

| Renesas Electronics: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| R5F10RBAAFP\#X0 | R5F10RLAAFB\#X0 | ( R5F10RLCAFA\#V0 | 0 | X0 |
| R5F10RGCAFB\#V0 | R5F10RGAAFB\#X0 | R5 | , | R5F10RJAAFA\#X0 |
| R5F10RLAAFB\#V0 | R5F10RLCAFA\#X0 | R | 0 | 0 |
| R5F10RBAAFP\#V0 | R5F10RLC | RSF10RF8AFP\#X0 | 0 | 0 |
| R5F10RLAANB\#U0 | R5F10RF8AFP\#V0 | R5F10RFAAFP\#X0 | R5F10RJ8AFA\#X0 | 5F10RB8AFP\#V0 |
| R5F10RG8AFB\#V0 | R5F | R5F10RBCA | R5F10RFCA | R5F10RBCAFP\#X0 |
| R5F10RFAAFP\#V0 | R5F10RFCGFP\#V0 | R5F10RB8G | RSF10RFA | R5F10RFAGFP\#X0 |
| R5F10RJCAFA\#X0 | R5F10RB8GFP\#V0 | R5F10RB8AFP\#30 | R5F10RB8AFP\#50 | - |
| R5F10RBAAFP\#30 | R5F10RBCAFP\#30 | R5F10RF8AFP\#30 | 0 | 0 |
| R5F10RGCAFB\#30 | R5F10RJ8AFA\#30 | R5F10RJ8AFA\#50 R | 5F10RJAAFA\#30 | 20 |
| R5F10RLAAFB\#30 | R5F10RFAAFP\#30 | R5F10RFCAFP\#30 | R5F10RFCAFP\#50 | 5F10RG8AFB\#30 |
| R5F10RGAAFB\#30 | R5F10RGAAFB\#50 | R5F10RLCAFA\#30 | R5F10RLAGNB\#U0 | R5F10RLAGNB\#W0 |
| R5F10RLCANB\#W0 | R5F10RLCGNB | R5F10RLCGNB\# | O R5F10RLAANB | 0 R5F10RB8GFP\#50 |
| R5F10RBAAFP\#50 | R5F10RBAGFP\#30 | R5F10RBAGFP\#50 | R5F10RBCAFP\#50 | R5F10RBCGFP\#30 |
| R5F10RBCGFP\#50 | R5F10RF8AFP\#50 | R5F10RF8GFP\#30 | R5F10RF8GFP\#50 | R5F10RFAAFP\#50 |
| R5F10RFAGFP\#30 | R5F10RFAGFP\#50 | R5F10RFCGFP\#30 | R5F10RFCGFP\#50 | R5F10RG8AFB\#50 |
| R5F10RG8GFB\#30 | R5F10RG8GFB\#50 | R5F10RGAGFB\#30 | R5F10RGAGFB\#50 | R5F10RGCGFB\#30 |
| R5F10RGCGFB\#50 | R5F10RJ8GFA\#30 | R5F10RJ8GFA\#50 | R5F10RJAAFA\#50 R | R5F10RJAGFA\#30 |
| R5F10RJAGFA\#50 | R5F10RJCAFA\#50 | R5F10RJCGFA\#30 | R5F10RJCGFA\#50 | R5F10RLAAFA\#30 |
| R5F10RLAAFA\#50 | R5F10RLAGFA\#30 | R5F10RLAGFA\#50 | R5F10RLAGFB\#30 | R5F10RLAGFB\#50 |

