Low Cost, Precision JFET Input Operational Amplifiers

## Data Sheet

## FEATURES

High slew rate: $\mathbf{2 0} \mathrm{V} / \mu \mathrm{s}$
Fast settling time
Low offset voltage: $\mathbf{1 . 7 0 ~ m V}$ maximum
Bias current: 40 pA maximum
$\pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ operation
Low voltage noise: $16 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
Unity gain stable
Common-mode voltage includes $+\mathrm{V}_{\mathbf{s}}$
Wide bandwidth: 5 MHz

## APPLICATIONS

## Reference gain/buffers

Level shift/driving
Active filters
Power line monitoring/control
Current/voltage sense or monitoring

## Data acquisition

Sample-and-hold circuits
Integrators

## GENERAL DESCRIPTION

The ADA4000-1/ADA4000-2/ADA4000-4 are junction field effect transistor (JFET) input operational amplifiers featuring precision, very low bias current, and low power. Combining high input impedance, low input bias current, wide bandwidth, fast slew rate, and fast settling time, the ADA4000-1/ADA4000-2/ADA4000-4 are ideal amplifiers for driving analog-to-digital inputs and buffering digital-to-analog converter outputs. The input common-mode voltage includes the positive power supply, which makes the device an excellent choice for high-side signal conditioning.

Additional applications for the ADA4000-1/ADA4000-2/ ADA4000-4 include electronic instruments, automated test equipment (ATE) amplification, buffering, integrator circuits, instrumentation-quality photodiode amplification, and fast precision filters (including phase-locked loop filters). The devices also include utility functions, such as reference buffering, level shifting, control input/output interface, power supply control, and monitoring functions.

## PIN CONFIGURATIONS



Figure 1. 5-Lead TSOT (U-5)


Figure 2. 8-Lead SOIC (R-8)


Figure 3. 8-Lead SOIC (R-8)


Figure 4. 8-Lead MSOP (RM-8)


Figure 5. 14-Lead SOIC (R-14)


Figure 6. 14-Lead TSSOP (RU-14)

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Pin Configurations .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics .....  3
Absolute Maximum Ratings. .....  5
Thermal Resistance .....  5
REVISION HISTORY
3/16-Rev. A to Rev. B
Change to Figure 12 Caption ..... 6
Changes to Output Phase Reversal and Input Noise Section and Capacitive Load Drive Section. ..... 10
Updated Outline Dimensions ..... 13
3/09—Rev. 0 to Rev. A
Changes to Input Voltage Range Parameter .....  4
Changes to Common-Mode Rejection Ration Parameter .....  4
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 14
Power Sequencing .....  5
ESD Caution. .....  5
Typical Performance Characteristics .....  6
Applications Information ..... 10
Output Phase Reversal and Input Noise ..... 10
Capacitive Load Drive ..... 10
Settling Time ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 14

ADA4000-1/ADA4000-2/ADA4000-4

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 15.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}} / 2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.
Table 1.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Offset Voltage | Vos |  |  | 0.2 | 1.70 | mV |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 3.0 | mV |
| Input Bias Current | $I_{B}$ |  |  | 5 | 40 | pA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |  |  | 170 | pA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 4.5 | nA |
| Input Offset Current | los |  |  | 2 | 40 | pA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ |  |  | 80 | pA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 500 | pA |
| Input Voltage Range | IVR |  | -11 |  | +15 | V |
| Common-Mode Rejection Ratio | CMRR | $-11 \mathrm{~V} \leq \mathrm{V}_{\text {CM }} \leq+15 \mathrm{~V}$ | 80 | 100 |  | dB |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  | 100 |  | dB |
| Open-Loop Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | 100 | 110 |  | dB |
| Offset Voltage Drift | $\Delta \mathrm{V}_{\text {os }} / \Delta \mathrm{T}$ |  |  | 2 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| OUTPUT CHARACTERISTICS   |  |  |  |  |  |  |
| Output Voltage High | V ${ }_{\text {OH }}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to ground$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ | $\begin{aligned} & 13.60 \\ & 13.40 \end{aligned}$ | 13.90 |  | V |
|  |  |  |  |  |  | V |
| Output Voltage Low | VoL |  |  | -13.4 | $\begin{aligned} & -13.0 \\ & -12.80 \end{aligned}$ | V |
|  |  |  |  |  |  | V |
| Short-Circuit Current | Isc |  |  | $\pm 28$ |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| Power Supply Rejection Ratio | PSRRISY | $\mathrm{V}_{\mathrm{s}}= \pm 4.0 \mathrm{~V}$ to $\pm 18.0 \mathrm{~V}$ | 82 | 92 |  | dB |
| Supply Current/Amplifier |  |  |  | 1.35 | 1.65 | mA |
|  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ |  |  | 1.80 | mA |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Slew Rate | SR | $\mathrm{V}_{\mathrm{I}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 20 |  | V/ $/ \mathrm{s}$ |
| Gain Bandwidth Product | GBP |  |  | 5 |  | MHz |
| Phase Margin | $Ф_{\text {M }}$ |  |  | 60 |  | Degrees |
| NOISE PERFORMANCE |  |  |  |  |  |  |
| Voltage Noise | $\mathrm{e}_{n \mathrm{n} \text {-p }}$ | 0.1 Hz to 10 Hz |  | 1 |  | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Voltage Noise Density | $\mathrm{e}_{\mathrm{n}}$ | $\mathrm{f}=1 \mathrm{kHz}$ |  | 16 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Current Noise Density | $\mathrm{i}_{\mathrm{n}}$ | $\mathrm{f}=1 \mathrm{kHz}$ |  | 0.01 |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| INPUT IMPEDANCE |  |  |  |  |  |  |
| Differential Mode | $(\mathrm{R} \\| \mathrm{C})_{\text {IN-DIFF }}$ |  |  | 10\||4 |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ |
| Common Mode | $\left(\mathrm{R}\|\mid C)_{\text {InCM }}\right.$ |  |  | $10^{3} \mid$ 5.5 |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ |

$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}} / 2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.
Table 2.


## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Input Voltage | $\pm \mathrm{V}$ supply |
| Differential Input Voltage | $\pm \mathrm{V}$ supply |
| Output Short-Circuit Duration to GND | Indefinite |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathbf{J c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 5-Lead TSOT (UJ-5) | 172.92 | 61.76 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead SOIC (R-8) | 112.38 | 61.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead MSOP (RM-8) | 141.9 | 43.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead SOIC (R-14) | 88.2 | 56.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead TSSOP (RU-14) | 114 | 23.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER SEQUENCING

The operational amplifier supply voltages must be established simultaneously with, or before, any input signals are applied. If this is not possible, the input current must be limited to 10 mA .

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Input Offset Voltage Distribution, $V_{s}= \pm 15 \mathrm{~V}$


Figure 8. Offset Voltage Drift Distribution, $V_{s}= \pm 15 \mathrm{~V}$



Figure 10. Input Offset Voltage Distribution, $V_{S}= \pm 5 \mathrm{~V}$


Figure 11. Offset Voltage Drift Distribution, $V_{S}= \pm 5 \mathrm{~V}$


Figure 12. Open-Loop Gain and Phase Margin vs. Frequency, $V_{s}= \pm 5 \mathrm{~V}$


Figure 13. Common-Mode Rejection Ratio vs. Frequency, $V_{s}= \pm 15 \mathrm{~V}$


Figure 14. Large Signal Transient Response, $V_{s}= \pm 15 \mathrm{~V}$


Figure 15. Small Signal Transient Response, $V_{s}= \pm 15 \mathrm{~V}$


Figure 16. Common-Mode Rejection Ratio vs. Frequency, $V_{s}= \pm 5 \mathrm{~V}$


Figure 17. Large Signal Transient Response, $V_{s}= \pm 5 \mathrm{~V}$


Figure 18. Small Signal Transient Response, $V_{s}= \pm 5 \mathrm{~V}$


Figure 19. Input Bias Current vs. Supply Voltage


Figure 20. Input Bias Current vs. Temperature


Figure 21. Supply Current vs. Temperature


Figure 22. Supply Current vs. Supply Voltage


Figure 23. Output Voltage vs. Load Current


Figure 24. PSRR vs. Frequency


Figure 25. Voltage Noise Density vs. Frequency


Figure 26. Output Impedance vs. Frequency


Figure 27. Overshoot vs. Load Capacitance


Figure 28. 0.1 Hz to 10 Hz Input Voltage Noise


Figure 29. Closed-Loop Gain vs. Frequency

## APPLICATIONS INFORMATION

## OUTPUT PHASE REVERSAL AND INPUT NOISE

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of the amplifier exceeds the maximum common-mode voltage. Phase reversal happens when the device is configured in the gain of 1 .

Most JFET amplifiers invert the phase of the input signal if the input exceeds the common-mode input. Phase reversal is a temporary behavior of the ADA4000-1/ADA4000-2/ADA4000-4 family. Each device returns to normal operation by bringing back the common-mode voltage. The cause of this effect is saturation of the input stage, which leads to the forward-biasing of a draingate diode. In noninverting applications, a simple fix for this is to insert a series resistor between the input signal and the noninverting terminal of the amplifier. The value of the resistor depends on the application, because adding a resistor adds to the total input noise of the amplifier. The total noise density of the circuit is

$$
e_{n T O T A L}=\sqrt{e_{n}^{2}+\left(i_{n} R_{S}\right)^{2}+4 k T R_{S}}
$$

where:
$e_{n}$ is the input voltage noise density of the device.
$i_{n}$ is the input current noise density of the device.
$R_{S}$ is the source resistance at the noninverting terminal.
$k$ is Boltzmann's constant $\left(1.38 \times 10^{-23} \mathrm{~J} / \mathrm{K}\right)$.
$T$ is the ambient temperature in Kelvin $\left(\mathrm{T}=273+{ }^{\circ} \mathrm{C}\right)$.
In general, it is good practice to limit the input current to less than 5 mA to avoid driving a great deal of current into the amplifier inputs.

## CAPACITIVE LOAD DRIVE

The ADA4000-1/ADA4000-2/ADA4000-4 are stable at all gains in both inverting and noninverting configurations. The devices are capable of driving up to 1000 pF of capacitive loads without oscillations in unity gain configurations.

However, as with most amplifiers, driving larger capacitive loads in a unity gain configuration can cause excessive overshoot and ringing. A simple solution to this problem is to use a snubber network (see Figure 30).


Figure 30. Snubber Network Configuration

The advantage of this compensation method is that the swing at the output is not reduced because Rs is out of the feedback network, and the gain accuracy does not change. Depending on the capacitive loading of the circuit, the values of $\mathrm{R}_{s}$ and $\mathrm{C}_{S}$ change, and the optimum value can be determined empirically. In Figure 31, the oscilloscope image shows the output of the ADA4000-1/ADA4000-2/ADA4000-4 family in response to a 400 mV pulse. The circuit is configured in the unity gain configuration with 500 pF in parallel with $10 \mathrm{k} \Omega$ of load capacitive.


Figure 31. Capacitive Load Drive Without Snubber Network
When the snubber circuit is used, the overshoot is reduced from $30 \%$ to $6 \%$ with the same load capacitance. Ringing is virtually eliminated, as shown in Figure 32. In this circuit, $\mathrm{R}_{\mathrm{s}}$ is $41 \Omega$ and $\mathrm{C}_{\mathrm{s}}$ is 10 nF .


Figure 32. Capacitive Load with Snubber Network

## SETTLING TIME

Settling time is the amount of time it takes the amplifier output to reach and remain within a percentage of the final value. This is an important parameter in data acquisition systems. Because most bipolar DAC converters have current output, an external operational amplifier is required to convert the current to voltage. Therefore, the amplifier settling time plays a role in the total settling time of the output signal. A good approximation for the total settling time is

$$
t_{s} \text { Total }=\sqrt{\left(t_{s} D A C\right)^{2}+\left(t_{s} A M P\right)^{2}}
$$

The ADA4000-1/ADA4000-2/ADA4000-4 settle to within $0.1 \%$ of their final value in less than $1.2 \mu \mathrm{~s}$. The settling time has been tested by using the configuration circuit in Figure 34.


Figure 33. Settling Time Measurement Using the False Summing Node Method

The input signal is a 10 V pulse and the output is the error signal for the settling time shown in Figure 33.


Figure 34. Settling Time Test Circuit

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-A A
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 35. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body

Dimensions shown in millimeters and (inches)

*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.

Figure 36. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5)
Dimensions shown in millimeters


| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| ADA4000-1ARZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-1ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-1ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-1AUJZ-R2 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Lead TSOT | UJ-5 | A14 |
| ADA4000-1AUJZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Lead TSOT | UJ-5 | A14 |
| ADA4000-1AUJZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 5-Lead TSOT | UJ-5 | A14 |
| ADA4000-2ARZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-2ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-2ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |  |
| ADA4000-2ARMZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | A1H |
| ADA4000-2ARMZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead MSOP | RM-8 | A1H |
| ADA4000-4ARZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |  |
| ADA4000-4ARZ-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |  |
| ADA4000-4ARZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead SOIC_N | R-14 |  |
| ADA4000-4ARUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 |  |
| ADA4000-4ARUZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead TSSOP | RU-14 |  |

[^0]NOTES

## NOTES


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

