

32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/Graphics/Touch (HMI), USB, and Advanced Analog

Operating Conditions: 2.3V to 3.6V

- -40°C to +105°C (DC to 80 MHz)
- -40°C to +85°C (DC to 100 MHz)
- 0°C to +70°C (DC to 120 MHz)

Core: 120 MHz/150 DMIPS MIPS32[®] M4K[®]

- MIPS16e[®] mode for up to 40% smaller code size
- Code-efficient (C and Assembly) architecture
- Single-cycle (MAC) 32x16 and two-cycle 32x32 multiply

Clock Management

- 0.9% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer
- Fast wake-up and start-up

Power Management

- Low-power management modes (Sleep and Idle)
- Integrated Power-on Reset, Brown-out Reset, and High Voltage Detect
- 0.5 mA/MHz dynamic current (typical)
- 50 µA IPD current (typical)

Audio/Graphics/Touch HMI Features

- · External graphics interface with up to 34 PMP pins
- Audio data communication: I²S, LJ, RJ, USB
- Audio data control interface: SPI and I²C
- · Audio data master clock:
 - Generation of fractional clock frequencies
 - Can be synchronized with USB clock
 - Can be tuned in run-time
- Charge Time Measurement Unit (CTMU):
- Supports mTouch™ capacitive touch sensing
- Provides high-resolution time measurement (1 ns)

Advanced Analog Features

- · ADC Module:
 - 10-bit 1 Msps rate with one Sample and Hold (S&H)
 - Up to 28 analog inputs
 - Can operate during Sleep mode
- · Flexible and independent ADC trigger sources
- On-chip temperature measurement capability
- · Comparators:
- Two dual-input Comparator modules

Packages

QFN TQFP VTLA Туре Pin Count 64 64 100 100 124 I/O Pins (up to) 53 53 85 85 85 Contact/Lead Pitch 0.50 0.50 0.40 0.50 0.50 12x12x1 14x14x1 9x9x0.9 Dimensions 9x9x0.9 10x10x1

Note: All dimensions are in millimeters (mm) unless specified.

© 2012-2019 Microchip Technology Inc.

- Programmable references with 32 voltage points

Timers/Output Compare/Input Capture

- Five General Purpose Timers:
- Five 16-bit and up to two 32-bit Timers/Counters
- Five Output Compare (OC) modules
- · Five Input Capture (IC) modules
- · Peripheral Pin Select (PPS) to allow function remap
- Real-Time Clock and Calendar (RTCC) module

Communication Interfaces

- USB 2.0-compliant Full-speed OTG controller
- Up to five UART modules (20 Mbps):
- LIN 2.1 protocols and IrDA[®] support
- Two 4-wire SPI modules (25 Mbps)
- Two I²C modules (up to 1 Mbaud) with SMBus support
- PPS to allow function remap
- Parallel Master Port (PMP)

Direct Memory Access (DMA)

- Four channels of hardware DMA with automatic data size detection
- 32-bit Programmable Cyclic Redundancy Check (CRC)
- Two additional channels dedicated to USB

Input/Output

- 15 mA or 12 mA source/sink for standard VOH/VOL and up to 22 mA for non-standard VOH1
- 5V-tolerant pins
- · Selectable open drain, pull-ups, and pull-downs
- External interrupts on all I/O pins

Class B Support

Class B Safety Library, IEC 60730

Debugger Development Support

- In-circuit and in-application programming
- 4-wire MIPS[®] Enhanced JTAG interface
- · Unlimited program and six complex data breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan

					Rer	nappat	ole Pe	ripher	als	s)							_			
Device	Pins	Packages	Program Memory (KB) ⁽¹⁾	Data Memory (KB)	Remappable Pins	Timers/Capture/Compare ⁽²⁾	UART	SPI/I ² S	External Interrupts ⁽³⁾	10-bit 1 Msps ADC (Channels)	Analog Comparators	USB On-The-Go (OTG)	СТМИ	1²C	dWd	RTCC	DMA Channels (Programmable/Dedicated)	I/O Pins	JTAG	Trace
PIC32MX330F064H	64	QFN, TQFP	64+12	16	37	5/5/5	4	2/2	5	28	2	Ν	Y	2	Y	Y	4/0	53	Y	Ν
	100	TQFP	04.40	40	F 4	<i></i>	-	0/0	-		•		v	0	v	v	4/0	05	V	X
PIC32MX330F064L	124	VTLA	64+12	16	54	5/5/5	5	2/2	5	28	2	Ν	Y	2	Y	Y	4/0	85	Y	Y
PIC32MX350F128H	64	QFN, TQFP	128+12	32	37	5/5/5	4	2/2	5	28	2	Ν	Y	2	Y	Y	4/0	53	Y	Ν
PIC32MX350F128L	100	TQFP	128+12	32	54	5/5/5	5	2/2	5	28	2	N	Y	2	Y	Y	4/0	85	Y	Y
	124	VTLA	120112	52	54	5/5/5	5	2/2	5	20	2	IN	1	2	1	1	4/0	00		
PIC32MX350F256H	64	QFN, TQFP	256+12	64	37	5/5/5	4	2/2	5	28	2	Ν	Y	2	Υ	Y	4/0	53	Y	Ν
PIC32MX350F256L	100	TQFP	256+12	64	54	5/5/5	5	2/2	5	28	2	N	Y	2	Y	Y	4/0	85	Y	Y
	124	VTLA																	-	
PIC32MX370F512H	64	QFN, TQFP	512+12	128	37	5/5/5	4	2/2	5	28	2	N	Y	2	Y	Y	4/0	53	Y	N
PIC32MX370F512L	100 124	TQFP VTLA	512+12	128	54	5/5/5	5	2/2	5	28	2	Ν	Y	2	Y	Y	4/0	85	Y	Y
PIC32MX430F064H	64	QFN, TQFP	64+12	16	34	5/5/5	4	2/2	5	28	2	Y	Y	2	Y	Y	4/2	49	Y	Ν
	100	TQFP		10	- 4		-	0 10												
PIC32MX430F064L	124	VTLA	64+12	16	51	5/5/5	5	2/2	5	28	2	Y	Y	2	Y	Y	4/2	81	Y	Y
PIC32MX450F128H	64	QFN, TQFP	128+12	32	34	5/5/5	4	2/2	5	28	2	Y	Y	2	Y	Y	4/2	49	Y	Ν
PIC32MX450F128L	100	TQFP	128+12	32	51	5/5/5	5	2/2	5	28	2	Y	Y	2	Y	Y	4/2	81	Y	Y
	124	VTLA	120712	32	51	3/3/3	5	212	5	20	2	I	T	2	I	T	4/2	01	T	T
PIC32MX450F256H	64	QFN, TQFP	256+12	64	34	5/5/5	4	2/2	5	28	2	Y	Y	2	Y	Y	4/2	49	Y	Ν
PIC32MX450F256L	100	TQFP	256+12	64	51	5/5/5	5	2/2	5	28	2	Y	Y	2	Y	Y	4/2	81	Y	Y
	124	VTLA	200.12	07		5, 5, 5	0	212	v	20	2			2			7/2	01	•	
PIC32MX470F512H	64	QFN, TQFP	512+12	128	34	5/5/5	4	2/2	5	28	2	Y	Y	2	Y	Y	4/2	49	Y	Ν
PIC32MX470F512L	100 124	TQFP VTLA	512+12	128	51	5/5/5	5	2/2	5	28	2	Y	Y	2	Y	Y	4/2	81	Y	Y

TABLE 1: PIC32MX330/350/370/430/450/470 CONTROLLER FAMILY FEATURES

Note 1: All devices feature 12 KB of Boot Flash memory.

2: Four out of five timers are remappable.

3: Four out of five external interrupts are remappable.

Device Pin Tables

64	-PIN QFN ^(1,2,3,4) AND TQFP ^(1,2,3,4) (TOP VII	EW)	
Pl Pl	C32MX330F064H C32MX350F128H C32MX350F256H C32MX370F512H QF	N ⁽⁴⁾	64 TQFP
Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN22/RPE5/PMD5/RE5	33	RPF3/RF3
2	AN23/PMD6/RE6	34	RPF2/RF2
3	AN27/PMD7/RE7	35	RPF6/SCK1/INT0/RF6
4	AN16/C1IND/RPG6/SCK2/PMA5/RG6	36	SDA1/RG3
5	AN17/C1INC/RPG7/PMA4/RG7	37	SCL1/RG2
6	AN18/C2IND/RPG8/PMA3/RG8	38	Vdd
7	MCLR	39	OSC1/CLKI/RC12
8	AN19/C2INC/RPG9/PMA2/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RPD8/RTCC/RD8
11	AN5/C1INA/RPB5/RB5	43	RPD9/RD9
12	AN4/C1INB/RB4	44	RPD10/PMCS2/RD10
13	PGED3/AN3/C2INA/RPB3/RB3	45	RPD11/PMCS1/RD11
14	PGEC3/AN2/C2INB/RPB2/CTED13/RB2	46	RPD0/RD0
15	PGEC1/VREF-/CVREF-/AN1/RPB1/CTED12/RB1	47	SOSCI/RPC13/RC13
16	PGED1/VREF+/CVREF+/AN0/RPB0/PMA6/RB0	48	SOSCO/RPC14/T1CK/RC14
17	PGEC2/AN6/RPB6/RB6	49	AN24/RPD1/RD1
18	PGED2/AN7/RPB7/CTED3//RB7	50	AN25/RPD2/RD2
19	AVdd	51	AN26/RPD3/RD3
20	AVss	52	RPD4/PMWR/RD4
21	AN8/RPB8/CTED10//RB8	53	RPD5/PMRD/RD5
22	AN9/RPB9/CTED4/PMA7/RB9	54	RD6
23	TMS/Cvrefout/AN10/RPB10/CTED11//PMA13/RB10	55	RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	Vdd
26	Vdd	58	RPF0/RF0
27	TCK/AN12/PMA11/RB12	59	RPF1/RF1
28	TDI/AN13/PMA10/RB13	60	PMD0/RE0
29	AN14/RPB14/CTED5/PMA1/RB14	61	PMD1/RE1
30	AN15/RPB15/OCFB/CTED6/PMA0/RB15	62	AN20/PMD2/RE2
		62	RPE3/CTPLS/PMD3/RE3
31	RPF4/SDA2/PMA9/RF4	63	RFL3/GTFL3/FMD3/RL3

ble 1 for the available peripherals and Section 12.3 "Peripheral Pin Note 1: The RPn pins le peripherals. See Ta Select" for restrictions.

2: Every I/O port pin (RBx-RGx), with the exception of RF6, can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

RPF6 (pin 35) is only available for output functions. Shaded Pins are 5V tolerant. 4:


5:

^{© 2012-2019} Microchip Technology Inc.

TABLE 3: PIN NAMES FOR 64-PIN DEVICES

64-PIN QFN^(1,2) AND TQFP^(1,2) (TOP VIEW)

PIC32MX430F064H PIC32MX450F128H PIC32MX450F256H PIC32MX470F512H



QFN⁽³⁾



Pin #	Full Pin Name	Pin #	Full Pin Name
1	AN22/RPE5/PMD5/RE5	33	USBID/RF3
2	AN23/PMD6/RE6	34	VBUS
3	AN27/PMD7/RE7	35	VUSB3V3
4	AN16/C1IND/RPG6/SCK2/PMA5/RG6	36	D-
5	AN17/C1INC/RPG7/PMA4/RG7	37	D+
6	AN18/C2IND/RPG8/PMA3/RG8	38	VDD
7	MCLR	39	OSC1/CLKI/RC12
8	AN19/C2INC/RPG9/PMA2/RG9	40	OSC2/CLKO/RC15
9	Vss	41	Vss
10	Vdd	42	RPD8/RTCC/RD8
11	AN5/C1INA/RPB5/VBUSON/RB5	43	RPD9/SDA1/RD9
12	AN4/C1INB/RB4	44	RPD10/SCL1/PMCS2/RD10
13	PGED3/AN3/C2INA/RPB3/RB3	45	RPD11/PMCS1/RD11
14	PGEC3/AN2/C2INB/RPB2/CTED13/RB2	46	RPD0/INT0/RD0
15	PGEC1/VREF-/CVREF-/AN1/RPB1/CTED12/RB1	47	SOSCI/RPC13/RC13
16	PGED1/VREF+/CVREF+/AN0/RPB0/PMA6/RB0	48	SOSCO/RPC14/T1CK/RC14
17	PGEC2/AN6/RPB6/RB6	49	AN24/RPD1/RD1
18	PGED2/AN7/RPB7/CTED3//RB7	50	AN25/RPD2/SCK1/RD2
19	AVdd	51	AN26/RPD3/RD3
20	AVss	52	RPD4/PMWR/RD4
21	AN8/RPB8/CTED10//RB8	53	RPD5/PMRD/RD5
22	AN9/RPB9/CTED4/PMA7/RB9	54	RD6
23	TMS/Cvrefout/AN10/RPB10/CTED11//PMA13/RB10	55	RD7
24	TDO/AN11/PMA12/RB11	56	VCAP
25	Vss	57	VDD
26	Vdd	58	RPF0/RF0
27	TCK/AN12/PMA11/RB12	59	RPF1/RF1
28	TDI/AN13/PMA10/RB13	60	PMD0/RE0
29	AN14/RPB14/CTED5/PMA1/RB14	61	PMD1/RE1
30	AN15/RPB15/OCFB/CTED6/PMA0/RB15	62	AN20/PMD2/RE2
31	RPF4/SDA2/PMA9/RF4	63	RPE3/CTPLS/PMD3/RE3
32	RPF5/SCL2/PMA8/RF5	64	AN21/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more information.
 The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

TABLE 4: PIN NAMES FOR 100-PIN DEVICES

100-PIN TQFP (TOP VIEW)^(1,2,3)

PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L

MICADEHIP	
- management	
100 1	

Pin #	Full Pin Name		Full Pin Name
1	RG15	36	Vss
2	Vdd	37	VDD
3	AN22/RPE5/PMD5/RE5	38	TCK/CTED2/RA1
4	AN23/PMD6/RE6	39	RPF13/RF13
5	AN27/PMD7/RE7	40	RPF12/RF12
6	RPC1/RC1	41	AN12/PMA11/RB12
7	RPC2/RC2	42	AN13/PMA10/RB13
8	RPC3/RC3	43	AN14/RPB14/CTED5/PMA1/RB14
9	RPC4/CTED7/RC4	44	AN15/RPB15/OCFB/CTED6/PMA0/RB15
10	AN16/C1IND/RPG6/SCK2/PMA5/RG6	45	Vss
11	AN17/C1INC/RPG7/PMA4/RG7	46	VDD
12	AN18/C2IND/RPG8/PMA3/RG8	47	RPD14/RD14
13	MCLR	48	RPD15/RD15
14	AN19/C2INC/RPG9/PMA2/RG9	49	RPF4/PMA9/RF4
15	Vss	50	RPF5/PMA8/RF5
16	Vdd	51	RPF3/RF3
17	TMS/CTED1/RA0	52	RPF2/RF2
18	RPE8/RE8	53	RPF8/RF8
19	RPE9/RE9	54	RPF7/RF7
20	AN5/C1INA/RPB5/RB5	55	RPF6/SCK1/INT0/RF6
21	AN4/C1INB/RB4	56	SDA1/RG3
22	PGED3/AN3/C2INA/RPB3/RB3	57	SCL1/RG2
23	PGEC3/AN2/C2INB/RPB2/CTED13/RB2	58	SCL2/RA2
24	PGEC1/AN1/RPB1/CTED12/RB1	59	SDA2/RA3
25	PGED1/AN0/RPB0/RB0	60	TDI/CTED9/RA4
26	PGEC2/AN6/RPB6/RB6	61	TDO/RA5
27	PGED2/AN7/RPB7/CTED3/RB7	62	VDD
28	Vref-/CVref-/PMA7/RA9	63	OSC1/CLKI/RC12
29	VREF+/CVREF+/PMA6/RA10	64	OSC2/CLKO/RC15
30	AVdd	65	Vss
31	AVss	66	RPA14/RA14
32	AN8/RPB8/CTED10/RB8	67	RPA15/RA15
33	AN9/RPB9/CTED4/RB9	68	RPD8/RTCC/RD8
34	CVREFOUT/AN10/RPB10/CTED11PMA13/RB10	69	RPD9/RD9
35	AN11/PMA12/RB11	70	RPD10/PMCS2/RD10

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: RPF6 (pin 55) and RPF7 (pin 54) are only remappable for input functions.

4: Shaded Pins are 5V tolerant.

© 2012-2019 Microchip Technology Inc.

TABLE 4: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW) ^(1,2,3) PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L		
Pin #	Full Pin Name	Pin #	Full Pin Name
71	RPD11/PMCS1/RD11	86	Vdd
72	RPD0/RD0	87	RPF0/PMD11/RF0
73	SOSCI/RPC13/RC13	88	RPF1/PMD10/RF1
74	SOSCO/RPC14/T1CK/RC14	89	RPG1/PMD9/RG1
75	Vss	90	RPG0/PMD8/RG0
76	AN24/RPD1/RD1	91	TRCLK/RA6
77	AN25/RPD2/RD2	92	TRD3/CTED8/RA7
78	AN26/RPD3/RD3	93	PMD0/RE0
79	RPD12/PMD12/RD12	94	PMD1/RE1
80	PMD13/RD13	95	TRD2/RG14
81	RPD4/PMWR/RD4	96	TRD1/RG12
82	RPD5/PMRD/RD5	97	TRD0/RG13
83	PMD14/RD6	98	AN20/PMD2/RE2
84	PMD15/RD7	99	RPE3/CTPLS/PMD3/RE3
85	VCAP	100	AN21/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: RPF6 (pin 55) and RPF7 (pin 54) are only remappable for input functions.

TABLE 5: PIN NAMES FOR 100-PIN DEVICES

100-PIN TQFP (TOP VIEW)^(1,2)

PIC32MX430F064L PIC32MX450F128L PIC32MX450F256L PIC32MX470F512L

MICROCHIP	
100 1	

Pin #	Full Pin Name	Ρ	Pin #	Full Pin Name
1	RG15		36	Vss
2	Vdd		37	Vdd
3	AN22/RPE5/PMD5/RE5		38	TCK/CTED2/RA1
4	AN23/PMD6/RE6		39	RPF13/RF13
5	AN27/PMD7/RE7		40	RPF12/RF12
6	RPC1/RC1		41	AN12/PMA11/RB12
7	RPC2/RC2		42	AN13/PMA10/RB13
8	RPC3/RC3		43	AN14/RPB14/CTED5/PMA1/RB14
9	RPC4/CTED7/RC4		44	AN15/RPB15/OCFB/CTED6/PMA0/RB15
10	AN16/C1IND/RPG6/SCK2/PMA5/RG6		45	Vss
11	AN17/C1INC/RPG7/PMA4/RG7		46	VDD
12	AN18/C2IND/RPG8/PMA3/RG8		47	RPD14/RD14
13	MCLR		48	RPD15/RD15
14	AN19/C2INC/RPG9/PMA2/RG9		49	RPF4/PMA9/RF4
15	Vss		50	RPF5/PMA8/RF5
16	Vdd		51	USBID/RF3
17	TMS/CTED1/RA0		52	RPF2/RF2
18	RPE8/RE8		53	RPF8/RF8
19	RPE9/RE9		54	VBUS
20	AN5/C1INA/RPB5/VBUSON/RB5		55	VUSB3V3
21	AN4/C1INB/RB4		56	D-
22	PGED3/AN3/C2INA/RPB3/RB3		57	D+
23	PGEC3/AN2/C2INB/RPB2/CTED13/RB2		58	SCL2/RA2
24	PGEC1/AN1/RPB1/CTED12/RB1		59	SDA2/RA3
25	PGED1/AN0/RPB0/RB0		60	TDI/CTED9/RA4
26	PGEC2/AN6/RPB6/RB6		61	TDO/RA5
27	PGED2/AN7/RPB7/CTED3/RB7		62	Vdd
28	Vref-/CVref-/PMA7/RA9		63	OSC1/CLKI/RC12
29	VREF+/CVREF+/PMA6/RA10		64	OSC2/CLKO/RC15
30	AVdd	. L	65	Vss
31	AVss			SCL1/RPA14/RA14
32	AN8/RPB8/CTED10/RB8		67	SDA1/RPA15/RA15
33	AN9/RPB9/CTED4/RB9		68	RPD8/RTCC/RD8
34	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10		69	RPD9/RD9
35	AN11/PMA12/RB11		70	RPD10/SCK1/PMCS2/RD10
Note	1: The RPn pins can be used by remappable peripherals	. See	Table	1 for the available peripherals and Section 12.3 "Peripheral Pin

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more information.

^{© 2012-2019} Microchip Technology Inc.

TABLE 5: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW) ^(1,2) PIC32MX430F064L PIC32MX450F128L PIC32MX450F256L PIC32MX470F512L			
Pin #	Full Pin Name		Pin #	Full Pin Name
71	RPD11/PMCS1/RD11		86	VDD
72	RPD0/INT0/RD0		87	RPF0/PMD11/RF0
73	SOSCI/RPC13/RC13		88	RPF1/PMD10/RF1
74	SOSCO/RPC14/T1CK/RC14		89	RPG1/PMD9/RG1
75	Vss		90	RPG0/PMD8/RG0
76	AN24/RPD1/RD1		91	TRCLK/RA6
77	AN25/RPD2/RD2] [92	TRD3/CTED8/RA7
78	AN26/RPD3/RD3		93	PMD0/RE0
79	RPD12/PMD12/RD12		94	PMD1/RE1
80	PMD13/RD13		95	TRD2/RG14
81	RPD4/PMWR/RD4	_	96	TRD1/RG12
82	RPD5/PMRD/RD5	_	97	TRD0/RG13
83	PMD14/RD6		98	AN20/CTPLS/PMD2/RE2
84	PMD15/RD7		99	RPE3/PMD3/RE3
85	VCAP		100	AN21/PMD4/RE4

 Note
 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

 2: Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more

Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more information.

TABLE 6:PIN NAMES FOR 124-PIN DEVICES

124-PIN VTLA (BOTTOM VIEW) ^(1,2,3,4,5) PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L A17 B13 B1 B1 B1 B16 B41 A34 A17 B13 B29 A17 B13 B29 A34 B1 B10 B10 B10 B10 B10 B10 B10								
Package Bump #	Full Pin Name	Package Bump #	Full Pin Name					
A1	No Connect	A38	SDA1/RG3					
A2	RG15	A39	SCL2/RA2					
A3	Vss	A40	TDI/CTED9/RA4					
A4	AN23/PMD6/RE6	A41	VDD					
A5	RPC1/RC1	A42	OSC2/CLKO/RC15					
A6	RPC3/RC3	A43	Vss					
A7	AN16/C1IND/RPG6/SCK2/PMA5/RG6	A44	RPA15/RA15					
A8	AN18/C2IND/RPG8/PMA3/RG8	A45	RPD9/RD9					
A9	AN19/C2INC/RPG9/PMA2/RG9	A46	RPD11/PMCS1/RD11					
A10	VDD	A47	SOSCI/RPC13/RC13					
A11	RPE8/RE8	A48	VDD					
A12	AN5/C1INA/RPB5/RB5	A49	No Connect					
A13	PGED3/AN3/C2INA/RPB3/RB3	A50	No Connect					
A14	VDD	A51	No Connect					
A15	PGEC1/AN1/RPB1/CTED12/RB1	A52	AN24/RPD1/RD1					
A16	No Connect	A53	AN26/RPD3/RD3					
A17	No Connect	A54	PMD13/RD13					
A18	No Connect	A55	RPD5/PMRD/RD5					
A19	No Connect	A56	PMD15/RD7					
A20	PGEC2/AN6/RPB6/RB6	A57	No Connect					
A21	VREF-/CVREF-/PMA7/RA9	A58	No Connect					
A22	AVDD	A50	VDD					
A23	AN8/RPB8/CTED10/RB8	A60	RPF1/PMD10/RF1					
A24	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10	A61	RPG0/PMD8/RG0					
A25	Vss	A62	TRD3/CTED8/RA7					
A26	TCK/CTED2/RA1	A63	Vss					
A27	RPF12/RF12	A64	PMD1/RE1					
A28	AN13/PMA10/RB13	A65	TRD1/RG12					
A29	AN15/RPB15/OCFB/CTED6/PMA0/RB15	A66	AN20/PMD2/RE2					
A30	VDD	A67	AN21/PMD4/RE4					
A31	RPD15/RD15	A68	No Connect					
A32	RPF5/PMA8/RF5	B1	VDD					
A33	No Connect	B2	AN22/RPE5/PMD5/RE5					
A34	No Connect	B3	AN27/PMD7/RE7					
A35	RPF3/RF3	B4	RPC2/RC2					
A36	RPF2/RF2	B5	RPC4/CTED7/RC4					
			== = .					

te 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: RPF6 (bump B30) and RPF7 (bump A37) are only remappable for input functions.

4: Shaded package bumps are 5V tolerant.

5: It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

© 2012-2019 Microchip Technology Inc.

PIN NAMES FOR 124-PIN DEVICES (CONTINUED) TABLE 6:

124	-PIN VTLA (BOTTOM VIEW) ^(1,2,3,4,5) A17 PIC32MX330F064L PIC32MX350F128L PIC32MX350F256L PIC32MX370F512L Polarity Ir	A1	A34 B13 B29 Conductive Thermal Pad B1 B56 B41 A68
Package Bump #	Full Pin Name	Package Bump #	Full Pin Name
B7	MCLR	B32	SDA2/RA3
B8	Vss	B33	TDO/RA5
B9	TMS/CTED1/RA0	B34	OSC1/CLKI/RC12
B10	RPE9/RE9	B35	No Connect
B11	AN4/C1INB/RB4	B36	RPA14/RA14
B12	Vss	B37	RPD8/RTCC/RD8
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2	B38	RPD10/PMCS2/RD10
B14	PGED1/AN0/RPB0/RB0	B39	RPD0/RD0
B15	No Connect	B40	SOSCO/RPC14/T1CK/RC14
B16	PGED2/AN7/RPB7/CTED3/RB7	B41	Vss
B17	VREF+/CVREF+/PMA6/RA10	B42	AN25/RPD2/RD2
B18	AVss	B43	RPD12/PMD12/RD12
B19	AN9/RPB9/CTED4/RB9	B44	RPD4/PMWR/RD4
B20	AN11/PMA12/RB11	B45	PMD14/RD6
B21	VDD	B46	No Connect
B22	RPF13/RF13	B47	No Connect
B23	AN12/PMA11/RB12	B48	VCAP
B24	AN14/RPB14/CTED5/PMA1/RB14	B49	RPF0/PMD11/RF0
B25	Vss	B50	RPG1/PMD9/RG1
B26	RPD14/RD14	B51	TRCLK/RA6
B27	RPF4/PMA9/RF4	B52	PMD0/RE0
B28	No Connect	B53	VDD
B29	RPF8/RF8	B54	TRD2/RG14
B30	RPF6/SCKI/INT0/RF6	B55	TRD0/RG13

Note

The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin 1: Select" for restrictions.

Every I/O port pin (RAx-RGx), with the exception of RF6, can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O 2: Ports" for more information.

3: RPF6 (bump B30) and RPF7 (bump A37) are only remappable for input functions.

4: Shaded package bumps are 5V tolerant.

It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the 5: package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

TABLE 7:PIN NAMES FOR 124-PIN DEVICES

124	-PIN VTLA (BOTTOM VIEW) ^(1,2,3,4) PIC32MX430F064L PIC32MX450F128L PIC32MX450F256L PIC32MX470F512L	A34 B13 B29 Conductive Thermal Pad B1 B56 B41 A51				
Package Bump #	Full Pin Name	Pa	ckage mp #	Full Pin Name		
A1	No Connect	/	438	D-		
A2	RG15		\39	SCL2/RA2		
A3	Vss		40	TDI/CTED9/RA4		
A4	AN23/PMD6/RE6		\41	Vdd		
A5	RPC1/RC1		42	OSC2/CLKO/RC15		
A6	RPC3/RC3	/	43	Vss		
A7	AN16/C1IND/RPG6/SCK2/PMA5/RG6	/	\44	SDA1/RPA15/RA15		
A8	AN18/C2IND/RPG8/PMA3/RG8	/	45	RPD9/RD9		
A9	AN19/C2INC/RPG9/PMA2/RG9	/	46	RPD11/PMCS1/RD11		
A10	Vdd	/	47	SOSCI/RPC13/RC13		
A11	RPE8/RE8	/	48	VDD		
A12	AN5/C1INA/RPB5/VBUSON/RB5	/	\49	No Connect		
A13	PGED3/AN3/C2INA/RPB3/RB3	/	۹50	No Connect		
A14	Vdd	/	\51	No Connect		
A15	PGEC1/AN1/RPB1/CTED12/RB1	/	\ 52	AN24/RPD1/RD1		
A16	No Connect		\ 53	AN26/RPD3/RD3		
A17	No Connect	/	\54	PMD13/RD13		
A18	No Connect		455	RPD5/PMRD/RD5		
A19	No Connect		\56	PMD15/RD7		
A20	PGEC2/AN6/RPB6/RB6		\57	No Connect		
A21	VREF-/CVREF-/PMA7/RA9		158	No Connect		
A22	AVDD		\59	VDD		
A23	AN8/RPB8/CTED10/RB8		160	RPF1/PMD10/RF1		
A24	CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10		461	RPG0/PMD8/RG0		
A25	Vss		A62	TRD3/CTED8/RA7		
A26	TCK/CTED2/RA1		463	Vss		
A27	RPF12/RF12		\64	PMD1/RE1		
A28	AN13/PMA10/RB13		\65	TRD1/RG12		
A29	AN15/RPB15/OCFB/CTED6/PMA0/RB15		466	AN20/PMD2/RE2		
A30	VDD		A67	AN21/PMD4/RE4		
A31	RPD15/RD15		A68	No Connect		
A32	RPF5/PMA8/RF5		B1	VDD		
A33	No Connect		B2	AN22/RPE5/PMD5/RE5		
A34	No Connect		B3	AN27/PMD7/RE7		
A35	USBID/RF3		B4	RPC2/RC2		
A36	RPF2/RF2		B5	RPC4/CTED7/RC4		
A37	VBUS		B6	AN17/C1INC/RPG7/PMA4/RG7		

Note 1:

The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

Section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) See Section 12.0 (IV) Restriction for the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) PCv) can be used as a charge petification bin (ONA) of the section 12.0 (IV) of the section 1

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: Shaded package bumps are 5V tolerant.

4: It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

© 2012-2019 Microchip Technology Inc.

TABLE 7: PIN NAMES FOR 124-PIN DEVICES (CONTINUED)

124-PIN VTLA (BOTTOM VIEW) ^(1,2,3,4) PIC32MX430F064L PIC32MX450F128L PIC32MX450F256L PIC32MX470F512L PIC32MX470F512L PIC32MX470F512L										
Package Bump #	Full Pin Name		Package Bump #	Full Pin Name						
B7	MCLR		B32	SDA2/RA3						
B8	Vss		B33	TDO/RA5						
B9	TMS/CTED1/RA0		B34	OSC1/CLKI/RC12						
B10	RPE9/RE9		B35	No Connect						
B11	AN4/C1INB/RB4		B36	SCL1/RPA14/RA14						
B12	Vss		B37	RPD8/RTCC/RD8						
B13	PGEC3/AN2/C2INB/RPB2/CTED13/RB2		B38	RPD10/SCK1/PMCS2/RD10						
B14	PGED1/AN0/RPB0/RB0		B39	RPD0/INT0/RD0						
B15	No Connect		B40	SOSCO/RPC14/T1CK/RC14						
B16	PGED2/AN7/RPB7/CTED3/RB7		B41	Vss						
B17	VREF+/CVREF+/PMA6/RA10		B42	AN25/RPD2/RD2						
B18	AVss		B43	RPD12/PMD12/RD12						
B19	AN9/RPB9/CTED4/RB9		B44	RPD4/PMWR/RD4						
B20	AN11/PMA12/RB11		B45	PMD14/RD6						
B21	Vdd		B46	No Connect						
B22	RPF13/RF13		B47	No Connect						
B23	AN12/PMA11/RB12		B48	VCAP						
B24	AN14/RPB14/CTED5/PMA1/RB14		B49	RPF0/PMD11/RF0						
B25	Vss		B50	RPG1/PMD9/RG1						
B26	RPD14/RD14		B51	TRCLK/RA6						
B27	RPF4/PMA9/RF4		B52	PMD0/RE0						
B28	No Connect		B53	VDD						
B29	RPF8/RF8		B54	TRD2/RG14						
B30	VUSB3V3		B55	TRD0/RG13						
	D+	H	B56	RPE3/CTPLS/PMD3/RE3						

Note 1:

The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.3 "Peripheral Pin Select" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: Shaded package bumps are 5V tolerant.

It is recommended that the user connect the printed circuit board (PCB) ground to the conductive thermal pad on the bottom of the package. And to not run non-Vss PCB traces under the conductive thermal pad on the same side of the PCB layout.

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit MCUs	
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	
8.0	Oscillator Configuration	
9.0	Prefetch Cache	
10.0	Direct Memory Access (DMA) Controller	
11.0	USB On-The-Go (OTG)	115
12.0	I/O Ports	
13.0	Timer1	
14.0	Timer2/3, Timer4/5	
15.0	Watchdog Timer (WDT)	
16.0	Input Capture	
17.0		
18.0		191
19.0		
20.0	••••••••••••••••••••••••••••••••••••••	
	Parallel Master Port (PMP)	
	Real-Time Clock and Calendar (RTCC)	
23.0	10-bit Analog-to-Digital Converter (ADC)	
24.0		
	Comparator Voltage Reference (CVREF)	
26.0	Charge Time Measurement Unit (CTMU)	
	Power-Saving Features	
28.0	Special Features	
29.0		
30.0		
	Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
33.0	Packaging Information	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
Prod	luct Identification System	

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual sections of the *"PIC32 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note:	To access the following documents, refer										
	to the Documentation > Reference										
	Manuals section of the Microchip PIC32										
	website: http://www.microchip.com/pic32.										

- Section 1. "Introduction" (DS60001127)
- Section 2. "CPU" (DS60001113)
- Section 3. "Memory Organization" (DS60001115)
- Section 4. "Prefetch Cache" (DS60001119)
- Section 5. "Flash Program Memory" (DS60001121)
- Section 6. "Oscillator Configuration" (DS60001112)
- Section 7. "Resets" (DS60001118)
- Section 8. "Interrupt Controller" (DS60001108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS60001114)
- Section 10. "Power-Saving Features" (DS60001130)
- Section 12. "I/O Ports" (DS60001120)
- Section 13. "Parallel Master Port (PMP)" (DS60001128)
- Section 14. "Timers" (DS60001105)
- Section 15. "Input Capture" (DS60001122)
- Section 16. "Output Compare" (DS60001111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104)
- Section 19. "Comparator" (DS60001110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS60001106)
- Section 24. "Inter-Integrated Circuit (I²C)" (DS60001116)
- Section 27. "USB On-The-Go (OTG)" (DS60001126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS60001125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS60001117)
- Section 32. "Configuration" (DS60001124)
- Section 33. "Programming and Diagnostics" (DS60001129)
- Section 37. "Charge Time Measurement Unit (CTMU)" (DS60001167)

NOTES:

1.0 DEVICE OVERVIEW


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This document contains device-specific information for PIC32MX330/350/370/430/450/470 devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX330/350/ 370/430/450/470 family of devices.

Table 1-1 lists the functions of the various pins shownin the pinout diagrams.

FIGURE 1-1: PIC32MX330/350/370/430/450/470 BLOCK DIAGRAM



^{© 2012-2019} Microchip Technology Inc.

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name AN0 AN1 AN2	64-pin QFN/ TQFP	100-pin			1			
AN1			Description					
	16	25	B14		Analog			
AN2	15	24	A15	I	Analog			
/ 11 14	14	23	B13	I	Analog			
AN3	13	22	A13	I	Analog			
AN4	12	21	B11	I	Analog			
AN5	11	20	A12	I	Analog			
AN6	17	26	A20	I	Analog			
AN7	18	27	B16	I	Analog			
AN8	21	32	A23	I	Analog			
AN9	22	33	B19	I	Analog			
AN10	23	34	A24	I	Analog			
AN11	24	35	B20	I	Analog			
AN12	27	41	B23	I	Analog			
AN13	28	42	A28	I	Analog			
AN14	29	43	B24	I	Analog	Analog input channels.		
AN15	30	44	A29	I	Analog			
AN16	4	10	A7	I	Analog			
AN17	5	11	B6	I	Analog			
AN18	6	12	A8	I	Analog			
AN19	8	14	A9	I	Analog			
AN20	62	98	A66	I	Analog			
AN21	64	100	A67	I	Analog			
AN22	1	3	B2	I	Analog			
AN23	2	4	A4	I	Analog			
AN24	49	76	A52	I	Analog			
AN25	50	77	B42	I	Analog			
AN26	51	78	A53	I	Analog			
AN27	3	5	B3	I	Analog			
CLKI	39	63	B34	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.		
CLKO	40	64	A42	0	_	Oscillator crystal output. Connects to crystal or reso- nator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with the OSC2 pin function.		
OSC1	39	63	B34	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.		
OSC2	40	64	A42	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally function as CLKO in RC and EC modes.		
SOSCI	47	73	A47	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.		
SOSCO	48	74	B40	0	_	32.768 kHz low-power oscillator crystal output.		

TTL = TTL input buffer

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

		Pin Numb	er				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
IC1	PPS	PPS	PPS	-	ST		
IC2	PPS	PPS	PPS	I	ST		
IC3	PPS	PPS	PPS	Ι	ST	Capture Input 1-5	
IC4	PPS	PPS	PPS	Ι	ST		
IC5	PPS	PPS	PPS	Ι	ST		
OC1	PPS	PPS	PPS	0	ST	Output Compare Output 1	
OC2	PPS	PPS	PPS	0	ST	Output Compare Output 2	
OC3	PPS	PPS	PPS	0	ST	Output Compare Output 3	
OC4	PPS	PPS	PPS	0	ST	Output Compare Output 4	
OC5	PPS	PPS	PPS	0	ST	Output Compare Output 5	
OCFA	PPS	PPS	PPS	I	ST	Output Compare Fault A Input	
OCFB	30	44	A29	I	ST	Output Compare Fault B Input	
INT0	35 ⁽¹⁾ , 46 ⁽²⁾	55 ⁽¹⁾ , 72 ⁽²⁾	B30 ⁽¹⁾ , B39 ⁽²⁾	I	ST	External Interrupt 0	
INT1	PPS	PPS	PPS	Ι	ST	External Interrupt 1	
INT2	PPS	PPS	PPS	I	ST	External Interrupt 2	
INT3	PPS	PPS	PPS	I	ST	External Interrupt 3	
INT4	PPS	PPS	PPS	I	ST	External Interrupt 4	
RA0	—	17	B9	I/O	ST		
RA1	—	38	A26	I/O	ST		
RA2	—	58	A39	I/O	ST		
RA3	—	59	B32	I/O	ST		
RA4	_	60	A40	I/O	ST		
RA5	—	61	B33	I/O	ST	DORTA is a hidiractional I/O part	
RA6	_	91	B51	I/O	ST	PORTA is a bidirectional I/O port	
RA7	_	92	A62	I/O	ST		
RA9	_	28	A21	I/O	ST		
RA10	_	29	B17	I/O	ST		
RA14	_	66	B36	I/O	ST		
RA15	_	67	A44	I/O	ST		
			tible input or ou out with CMOS			alog = Analog input P = Power = Output I = Input	

PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-1:

TTL = TTL input buffer

Note 1: This pin is only available on devices without a USB module.2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

© 2012-2019 Microchip Technology Inc.

		Pin Numbe	ər				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
RB0	16	25	B14	I/O	ST		
RB1	15	24	A15	I/O	ST		
RB2	14	23	B13	I/O	ST		
RB3	13	22	A13	I/O	ST		
RB4	12	21	B11	I/O	ST		
RB5	11	20	A12	I/O	ST		
RB6	17	26	A20	I/O	ST		
RB7	18	27	B16	I/O	ST		
RB8	21	32	A23	I/O	ST	PORTB is a bidirectional I/O port	
RB9	22	33	B19	I/O	ST	1	
RB10	23	34	A24	I/O	ST	1	
RB11	24	35	B20	I/O	ST	1	
RB12	27	41	B23	I/O	ST		
RB13	28	42	A28	I/O	ST		
RB14	29	43	B24	I/O	ST		
RB15	30	44	A29	I/O	ST		
RC1	_	6	A5	I/O	ST		
RC2	_	7	B4	I/O	ST		
RC3	_	8	A6	I/O	ST		
RC4	_	9	B5	I/O	ST		
RC12	39	63	B34	I/O	ST	PORTC is a bidirectional I/O port	
RC13	47	73	A47	I/O	ST		
RC14	48	74	B40	I/O	ST		
RC15	40	64	A42	I/O	ST		
RD0	46	72	B39	I/O	ST		
RD1	49	76	A52	I/O	ST		
RD2	50	77	B42	I/O	ST		
RD3	51	78	A53	I/O	ST		
RD4	52	81	B44	I/O	ST	1	
RD5	53	82	A55	I/O	ST	1	
RD6	54	83	B45	I/O	ST	1	
RD7	55	84	A56	I/O	ST	DORTE is a hidiractional 1/0 nort	
RD8	42	68	B37	I/O	ST	PORTD is a bidirectional I/O port	
RD9	43	69	A45	I/O	ST	1	
RD10	44	70	B38	I/O	ST]	
RD11	45	71	A46	I/O	ST]	
RD12	—	79	B43	I/O	ST	1	
RD13	_	80	A54	I/O	ST]	
RD14	—	47	B26	I/O	ST	1	
RD15	—	48	A31	I/O	ST	1	
-		itt Trigger inp	ible input or o out with CMOS		An O	alog = Analog input P = Power = Output I = Input	

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

DS60001185H-page 20

		Pin Numbe	er				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description	
RE0	60	93	B52	I/O	ST		
RE1	61	94	A64	I/O	ST	1	
RE2	62	98	A66	I/O	ST	7	
RE3	63	99	B56	I/O	ST	7	
RE4	64	100	A67	I/O	ST	DODIE is a hidiractional I/O part	
RE5	1	3	B2	I/O	ST	PORTE is a bidirectional I/O port	
RE6	2	4	A4	I/O	ST	7	
RE7	3	5	B3	I/O	ST	7	
RE8		18	A11	I/O	ST	7	
RE9	—	19	B10	I/O	ST	1	
RF0	58	87	B49	I/O	ST		
RF1	59	88	A60	I/O	ST	1	
RF2	34 ⁽¹⁾	52	A36	I/O	ST	1	
RF3	33	51	A35	I/O	ST	1	
RF4	31	49	B27	I/O	ST	7	
RF5	32	50	A32	I/O	ST	PORTF is a bidirectional I/O port	
RF6	35 ⁽¹⁾	55 ⁽¹⁾	B30 ⁽¹⁾	I/O	ST	7	
RF7	—	54(1)	A37 ⁽¹⁾	I/O	ST	7	
RF8	_	53	B29	I/O	ST	7	
RF12	—	40	A27	I/O	ST	7	
RF13		39	B22	I/O	ST	7	
RG0	_	90	A61	I/O	ST		
RG1	_	89	B50	I/O	ST	7	
RG2	37 ⁽¹⁾	57 ⁽¹⁾	B31	I/O	ST	7	
RG3	36 ⁽¹⁾	56 ⁽¹⁾	A38	I/O	ST	7	
RG6	4	10	A7	I/O	ST	7	
RG7	5	11	B6	I/O	ST	PORTC is a hidiractional I/O part	
RG8	6	12	A8	I/O	ST	PORTG is a bidirectional I/O port	
RG9	8	14	A9	I/O	ST]	
RG12	—	96	A65	I/O	ST]	
RG13	—	97	B55	I/O	ST]	
RG14	_	95	B54	I/O	ST		
RG15	—	1	A2	I/O	ST		
T1CK	48	74	B40	I	ST	Timer1 External Clock Input	
T2CK	PPS	PPS	PPS	I	ST	Timer2 External Clock Input	
ТЗСК	PPS	PPS	PPS	I	ST	Timer3 External Clock Input	
T4CK	PPS	PPS	PPS	I	ST	Timer4 External Clock Input	
T5CK	PPS	PPS	PPS	I	ST	Timer5 External Clock Input	
-		itt Trigger inp	ible input or o ut with CMOS			alog = Analog input P = Power = Output I = Input	

PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-1:

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.


3: This pin is not available on 64-pin devices.

© 2012-2019 Microchip Technology Inc.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
U1CTS	PPS	PPS	PPS	I	ST	UART1 Clear to Send
U1RTS	PPS	PPS	PPS	0	_	UART1 Ready to Send
U1RX	PPS	PPS	PPS	I	ST	UART1 Receive
U1TX	PPS	PPS	PPS	0		UART1 Transmit
U2CTS	PPS	PPS	PPS	I	ST	UART2 Clear to Send
U2RTS	PPS	PPS	PPS	0	_	UART2 Ready to Send
U2RX	PPS	PPS	PPS	-	ST	UART2 Receive
U2TX	PPS	PPS	PPS	0		UART2 Transmit
U3CTS	PPS	PPS	PPS	I	ST	UART3 Clear to Send
U 3RTS	PPS	PPS	PPS	0	_	UART3 Ready to Send
U3RX	PPS	PPS	PPS	I	ST	UART3 Receive
U3TX	PPS	PPS	PPS	0	_	UART3 Transmit
U4CTS	PPS	PPS	PPS	Ι	ST	UART4 Clear to Send
U4RTS	PPS	PPS	PPS	0	_	UART4 Ready to Send
U4RX	PPS	PPS	PPS		ST	UART4 Receive
U4TX	PPS	PPS	PPS	0	_	UART4 Transmit
U5CTS ⁽³⁾	_	PPS	PPS	I	ST	UART5 Clear to Send
U5RTS ⁽³⁾	_	PPS	PPS	0		UART5 Ready to Send
U5RX ⁽³⁾	—	PPS	PPS	I	ST	UART5 Receive
U5TX ⁽³⁾	_	PPS	PPS	0		UART5 Transmit
SCK1	35 ⁽¹⁾ , 50 ⁽²⁾	55 ⁽¹⁾ , 70 ⁽²⁾	B30 ⁽¹⁾ , B38 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for SPI1
SDI1	PPS	PPS	PPS	0		SPI1 Data In
SDO1	PPS	PPS	PPS	I/O	ST	SPI1 Data Out
SS1	PPS	PPS	PPS	I/O	_	SPI1 Slave Synchronization for Frame Pulse I/O
SCK2	4	10	A7	I/O	ST	Synchronous Serial Clock Input/Output for SPI2
SDI2	PPS	PPS	PPS	0	_	SPI2 Data In
SDO2	PPS	PPS	PPS	I/O	ST	SPI2 Data Out
SS2	PPS	PPS	PPS	I/O		SPI2 Slave Synchronization for Frame Pulse I/O
SCL1			B31 ⁽¹⁾ , B36 ⁽²⁾	I/O	ST	Synchronous Serial Clock Input/Output for I2C1
SDA1	36 ⁽¹⁾ , 43 ⁽²⁾	56 ⁽¹⁾ , 67 ⁽²⁾	A38 ⁽¹⁾ , A44 ⁽²⁾	I/O	ST	Synchronous Serial Data Input/Output for I2C1
SCL2	32	58	A39	I/O	ST	Synchronous Serial Clock Input/Output for I2C2
SDA2	31	59	B32	I/O	ST	Synchronous Serial Data Input/Output for I2C2
TMS	23	17	B9	I	ST	JTAG Test Mode Select Pin
TCK	27	38	A26	I	ST	JTAG Test Clock Input Pin
TDI	28	60	A40			JTAG Test Clock Input Pin
TDO	24	61	B33	0		JTAG Test Clock Output Pin
RTCC	42	68	B37	0	—	Real-Time Clock Alarm Output
Legend:	CMOS = CN	NOS compa	tible input or ou	tput	An	alog = Analog input P = Power

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer



I = Input

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

		Pin Numbe	ər			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
CVREF-	15	28	A21		Analog	Comparator Voltage Reference (Low)
CVREF+	16	29	B17	I	Analog	Comparator Voltage Reference (High)
CVREFOUT	23	34	A24	I	Analog	Comparator Voltage Reference (Output)
C1INA	11	20	A12	Ι	Analog	
C1INB	12	21	B11	I	Analog	Comparator 1 Inputa
C1INC	5	11	B6	I	Analog	Comparator 1 Inputs
C1IND	4	10	A7	I	Analog	
C2INA	13	22	A13	I	Analog	
C2INB	14	23	B13	I	Analog	
C2INC	8	14	A9	I	Analog	Comparator 2 Inputs
C2IND	6	12	A8	1	Analog	
C10UT	PPS	PPS	PPS	0	_	Comparator 1 Output
C2OUT	PPS	PPS	PPS	0	_	Comparator 2 Output
PMALL	30	44	A29	0	TTL/ST	Parallel Master Port Address Latch Enable Low Byte
PMALH	29	43	B24	0	TTL/ST	Parallel Master Port Address Latch Enable High Byte
PMA0	30	44	A29	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA1	29	43	B24	0	TTL/ST	Parallel Master Port Address bit 0 Input (Buffered Slave modes) and Output (Master modes)
PMA2	8	14	A9	0	TTL/ST	
PMA3	6	12	A8	0	TTL/ST	
PMA4	5	11	B6	0	TTL/ST	
PMA5	4	10	A7	0	TTL/ST	
PMA6	16	29	B17	0	TTL/ST	
PMA7	22	28	A21	0	TTL/ST	
PMA8	32	50	A32	0	TTL/ST	
PMA9	31	49	B27	0	TTL/ST	
PMA10	28	42	A28	0	TTL/ST	
PMA11	27	41	B23	0	TTL/ST	Parallel Master Port data (Demultiplexed Master
PMA12	24	35	B20	0	TTL/ST	mode) or Address/Data (Multiplexed Master modes)
PMA13	23	34	A24	0	TTL/ST	1
PMA14	45	71	A46	0	TTL/ST	1
PMA15	44	70	B38	0	TTL/ST	1
PMCS1	45	71	A46	0	TTL/ST	1
PMCS2	44	70	B38	0	TTL/ST	1
PMD0	60	93	B52	I/O	TTL/ST	1
PMD1	61	94	A64	1/O	TTL/ST	1
PMD2	62	98	A66	1/O	TTL/ST	1
Legend:	CMOS = CI	MOS compat	ible input or o out with CMOS	utput	An	alog = Analog input P = Power = Output I = Input

TABLE 1-1:PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

© 2012-2019 Microchip Technology Inc.

		Pin Numb	er			
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type	Description
PMD3	63	99	B56	I/O	TTL/ST	
PMD4	64	100	A67	I/O	TTL/ST	
PMD5	1	3	B2	I/O	TTL/ST	
PMD6	2	4	A4	I/O	TTL/ST	
PMD7	3	5	B3	I/O	TTL/ST	
PMD8	_	90	A61	I/O	TTL/ST	Parallel Master Port Data (Demultiplexed Master
PMD9	_	89	B50	I/O	TTL/ST	mode) or Address/Data (Multiplexed Master modes)
PMD10	_	88	A60	I/O	TTL/ST	
PMD11		87	B49	I/O	TTL/ST	
PMD12	_	79	B43	I/O	TTL/ST	
PMD13		80	A54	I/O	TTL/ST	
PMD14		83	B45	I/O	TTL/ST	
PMD15		84	A56	I/O	TTL/ST	
PMRD	53	82	A55	0	—	Parallel Master Port Read Strobe
PMWR	52	81	B44	0	—	Parallel Master Port Write Strobe
VBUS ⁽²⁾	34	54	A37	I	Analog	USB Bus Power Monitor
VUSB3V3 ⁽²⁾	35	55	B30	Р	—	USB internal transceiver supply. If the USB module is not used, this pin must be connected to VDD.
VBUSON ⁽²⁾	11	20	A12	0	—	USB Host and OTG bus power control Output
D+ ⁽²⁾	37	57	B31	I/O	Analog	USB D+
D- ⁽²⁾	36	56	A38	I/O	Analog	USB D-
USBID ⁽²⁾	33	51	A35	I	ST	USB OTG ID Detect
PGED1	16	25	B14	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1
PGEC1	15	24	A15	I	ST	Clock Input pin for Programming/Debugging Communication Channel 1
PGED2	18	27	B16	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 2
PGEC2	17	26	A20	Į	ST	Clock Input Pin for Programming/Debugging Communication Channel 2
PGED3	13	22	A13	I/O	ST	Data I/O Pin for Programming/Debugging Communication Channel 3
PGEC3	14	23	B13	I	ST	Clock Input Pin for Programming/Debugging Communication Channel 3
TRCLK	_	91	B51	0	—	Trace clock
TRD0	_	97	B55	0	—	Trace Data bit 0
TRD1	_	96	A65	0	—	Trace Data bit 1
TRD2	_	95	B54	0	—	Trace Data bit 2
TRD3	—	92	A62	0	—	Trace Data bit 3
CTED1	—	17	B9	1	ST	CTMU External Edge Input 1
CTED2	_	38	A26	1	ST	CTMU External Edge Input 2
CTED3	18	27	B16	1	ST	CTMU External Edge Input 3
Legend:			tible input or o			alog = Analog input P = Power

TABLE 1-1. **PINOUT I/O DESCRIPTIONS (CONTINUED)**

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

O = Output

I = Input

Note 1: This pin is only available on devices without a USB module.

2: This pin is only available on devices with a USB module.

3: This pin is not available on 64-pin devices.

		Pin Numb	er			Description	
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	Pin Type	Buffer Type		
CTED4	22	33	B19	I	ST	CTMU External Edge Input 4	
CTED5	29	43	B24	I	ST	CTMU External Edge Input 5	
CTED6	30	44	A29	I	ST	CTMU External Edge Input 6	
CTED7	_	9	B5	I	ST	CTMU External Edge Input 7	
CTED8	_	92	A62	I	ST	CTMU External Edge Input 8	
CTED9	_	60	A40	I	ST	CTMU External Edge Input 9	
CTED10	21	32	A23	I	ST	CTMU External Edge Input 10	
CTED11	23	34	A24	I	ST	CTMU External Edge Input 11	
CTED12	15	24	A15	I	ST	CTMU External Edge Input 12	
CTED13	14	23	B13	I	ST	CTMU External Edge Input 13	
MCLR	7	13	B7	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.	
AVDD	19	30	A22	Р	Р	Positive supply for analog modules. This pin must be connected at all times.	
AVss	20	31	B18	Р	Р	Ground reference for analog modules	
Vdd	10, 26, 38, 57	2, 16, 37, 46, 62, 86	B1, A10, A14, B21, A30, A41, A48, A59, B53	Ρ	_	Positive supply for peripheral logic and I/O pins	
VCAP	56	85	B48	Р		Capacitor for Internal Voltage Regulator	
Vss	9, 25, 41	15, 36, 45, 65, 75	A3, B8, B12, A25, B25, A43, B41, A63	Ρ	_	Ground reference for logic and I/O pins	
VREF+	16	29	B17	I	Analog	Analog Voltage Reference (High) Input	
Vref-	15	28	A21	I	Analog	Analog Voltage Reference (Low) Input	

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Legend: TTL = TTL input buffer

Analog = Ana O = Output

I = Input

Note 1: This pin is only available on devices without a USB module.
2: This pin is only available on devices with a USB module.
3: This pin is not available on 64-pin devices.

© 2012-2019 Microchip Technology Inc.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MCUS

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the documents listed in the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

2.1 Basic Connection Requirements

Getting started with the PIC32MX330/350/370/430/ 450/470 family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- VCAP pin (see 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming (ICSP[™]) and debugging purposes (see **2.5** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.8 "External Oscillator Pins")

The following pins may be required:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of $0.1 \ \mu F$ (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

^{© 2012-2019} Microchip Technology Inc.

RECOMMENDED

FIGURE 2-1:

MINIMUM CONNECTION Tantalum or 0.1 µF Vdd ceramic 10 μ F ESR $\leq 3\Omega^{(3)}$ Ceramic ŹR /CAP 2 D D Vss R1 MCLR С VUSB3V3(1) PIC32 Von Vss Vss 0.1 µF Ceramic Vdd 0.1 µF AVDD AVSS 20/ /ss Ceramic Connect(2) 0.1 µF 0.1 µF Ceramic Ceramic L1⁽²⁾ If the USB module is not used, this pin must be Note 1: connected to VDD. 2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 3Ω and the inductor capacity greater than 10 mA. Where. (i.e., ADC conversion rate/2) $f = \frac{1}{(2\pi\sqrt{LC})}$ $L = \left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$ 1: Aluminum or electrolytic capacitors should not be used. ESR \leq 3 Ω from -40°C to 125°C @ SYSCLK frequency (i.e., MIPS).

2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μF to 47 μF . This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (3 ohm) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0 "Electrical Characteristics"** for additional information on CEFC specifications.

DS60001185H-page 28

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides two specific device functions:


- Device Reset
- Device programming and debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICETM.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB[®] ICD 3" (poster) DS50001765
- "MPLAB[®] ICD 3 Design Advisory" DS50001764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS50001616
- *"Using MPLAB[®] REAL ICE™ Emulator"* (poster) DS50001749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace


The trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT




^{© 2012-2019} Microchip Technology Inc.

2.8.1 CRYSTAL OSCILLATOR DESIGN CONSIDERATION

The following example assumptions are used to calculate the Primary Oscillator loading capacitor values:

- CIN = PIC32_OSC2_Pin Capacitance = ~4-5 pF
- COUT = PIC32 OSC1 Pin Capacitance = ~4-5 pF
- C1 and C2 = XTAL manufacturing recommended loading capacitance
- Estimated PCB stray capacitance, (i.e.,12 mm length) = 2.5 pF


EXAMPLE 2-1: CRYSTAL LOAD CAPACITOR CALCULATION



The following tips are used to increase oscillator gain, (i.e., to increase peak-to-peak oscillator signal):

- Select a crystal with a lower "minimum" power drive rating
- Select an crystal oscillator with a lower XTAL manufacturing "ESR" rating.
- Add a parallel resistor across the crystal. The smaller the resistor value the greater the gain. It is recommended to stay in the range of 600k to 1M
- C1 and C2 values also affect the gain of the oscillator. The lower the values, the higher the gain.
- C2/C1 ratio also affects gain. To increase the gain, make C1 slightly smaller than C2, which will also help start-up performance.
- Note: Do not add excessive gain such that the oscillator signal is clipped, flat on top of the sine wave. If so, you need to reduce the gain or add a series resistor, RS, as shown in circuit "C" in Figure 2-4. Failure to do so will stress and age the crystal, which can result in an early failure. Adjust the gain to trim the max peak-to-peak to ~VDD-0.6V. When measuring the oscillator signal you must use a FET scope probe or a probe with ≤ 1.5 pF or the scope probe itself will unduly change the gain and peak-to-peak levels.
- 2.8.1.1 Additional Microchip References
- AN588 "PICmicro[®] Microcontroller Oscillator Design Guide"
- AN826 "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849 "Basic PICmicro[®] Oscillator Design"

DS60001185H-page 30



2.9 Unused I/Os


Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.10 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/ Boost regulators as the local power source for PIC32 devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-5. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.

FIGURE 2-5: EMI/EMC/EFT SUPPRESSION CIRCUIT



^{© 2012-2019} Microchip Technology Inc.

2.11 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-6, Figure 2-7, and Figure 2-8.








FIGURE 2-7: AUDIO PLAYBACK APPLICATION



DS60001185H-page 32

FIGURE 2-8: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH



^{© 2012-2019} Microchip Technology Inc.

2.12 Considerations when Interfacing to Remotely Powered Circuits


2.12.1 NON-5V TOLERANT INPUT PINS

A quick review of the section "Absolute Maximum Rating" in Electrical Characteristics chapter indicates that the voltage on any non-5V tolerant pin may not exceed V_{DD} + 0.3V. The exception is, if the input current

is limited to meet the respective injection current specifications defined by the parameters, such as DI60a, DI60b, and DI60c, as provided in Table 37-10.

Figure 2-9 shows an example of a remote circuit using an independent power source which is powered while connected to a PIC32 non-5V tolerant circuit that is not powered.

FIGURE 2-9: PIC32 NON-5V TOLERANT CIRCUIT EXAMPLE



Without proper signal isolation on non-5V tolerant pins, the remote signal can power the PIC32 device through the high side ESD protection diodes. Besides violating the absolute maximum rating specification, when VDD of the PIC32 device is restored and ramping up or ramping down, it can also negatively affect the internal Power-on Reset (POR) and Brown-out Reset (BOR) circuits, which can lead to improper initialization of internal PIC32 logic circuits. In these cases, it is recommended to implement digital or analog signal isolation as shown in Figure 2-10. This is indicative of all industry microcontrollers and not only Microchip products.

FIGURE 2-10: EXAMPLE DIGITAL/ANALOG SIGNAL ISOLATION CIRCUITS




TABLE 2-1: EXAMPLES OF DIGITAL ISOLATORS WITH OPTIONAL LEVEL TRANSLATION

Example Digital/Analog Signal Isolation Circuits	Inductive Coupling	Capacitive Coupling	Opto Coupling	Analog/Digital Coupling
ADuM7241/40 ARZ (1Mbps)	Х	—	_	—
ADuM7241/40 ARZ (25 Mbps)	Х	—	—	—
ISO721	—	Х	—	—
LTV-829S (2 Chan)	—	—	Х	—
LTV-849S (4 Chan)	—	—	—	—
FSA266/NC7WB66				х


© 2012-2019 Microchip Technology Inc.

2.12.2 5V TOLERANT INPUT PINS

The internal high-side diode on 5v tolerant pins are bussed to an internal floating node, rather than being connected to VDD, as shown in Figure 2-11. Voltages on these pins, if VDD < 2.3V, should not exceed roughly 3.2V relative to VSS of the PIC32 device.

Voltage of 3.6V or higher will violate the absolute maximum specification, and will stress the oxide layer separating the high side floating node, which impacts device reliability. If a remotely powered "digital-only" signal can be guaranteed to always be ≤ 3.2 V relative to Vss on the PIC32 device side, a 5V tolerant pin could be used without the need for a digital isolator. This is assuming there is not a ground loop issue, logic ground of the two circuits not at the same absolute level, and a remote logic low input is not less than VSS - 0.3V.

FIGURE 2-11: PIC32 5V TOLERANT PIN ARCHITECTURE EXAMPLE



3.0 CPU


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS60001113), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). Resources for the MIPS32[®] M4K[®] Processor Core are available at http://www.imgtec.com.

The the MIPS32[®] M4K[®] Processor Core is the heart of the PIC32MX330/350/370/430/450/470 device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- 5-stage pipeline
- 32-bit address and data paths
- MIPS32[®] Enhanced Architecture (Release 2):
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base
 - Atomic interrupt enable/disable
 - GPR shadow registers to minimize latency for interrupt handlers
 - Bit field manipulation instructions

- MIPS16e[®] Code Compression:
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) Mechanism:
- Simple Dual Bus Interface:
 - Independent 32-bit address and data buses
 - Transactions can be aborted to improve interrupt latency
- Autonomous Multiply/Divide Unit (MDU):
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (*rs*) sign extension-dependent)
- Power Control:
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace:
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints



© 2012-2019 Microchip Technology Inc.

FIGURE 3-1: MIPS32[®] M4K[®] PROCESSOR CORE BLOCK DIAGRAM

3.2 Architecture Overview

The MIPS32[®] M4K[®] processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution Unit
- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- Dual Internal Bus interfaces
- Power Management
- MIPS16e[®] Support
- Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Divide Unit Latencies and Repeat Rates									
Op code	Operand Size (mul <i>rt</i>) (div <i>rs</i>)	Latency	Repeat Rate						
MULT/MULTU, MADD/MADDU,	16 bits	1	1						
MSUB/MSUBU	32 bits	2	2						
MUL	16 bits	2	1						
	32 bits	3	2						
DIV/DIVU	8 bits	12	11						
	16 bits	19	18						
	24 bits	26	25						
	32 bits	33	32						

TABLE 3-1: MIPS32[®] M4K[®] PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/ DIVIDE UNIT LATENCIES AND REPEAT RATES

DS60001185H-page 38

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32[®] architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e[®], is also available by accessing the CP0 registers, listed in Table 3-2.

Register Number	Register Name	Function
0-6	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception.
9	Count ⁽¹⁾	Processor cycle count.
10	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
11	Compare ⁽¹⁾	Timer interrupt control.
12	Status ⁽¹⁾	Processor status and control.
12	IntCtl ⁽¹⁾	Interrupt system status and control.
12	SRSCtl ⁽¹⁾	Shadow register set status and control.
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set.
13	Cause ⁽¹⁾	Cause of last general exception.
14	EPC ⁽¹⁾	Program counter at last exception.
15	PRId	Processor identification and revision.
15	EBASE	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration register 1.
16	Config2	Configuration register 2.
16	Config3	Configuration register 3.
17-22	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
23	Debug ⁽²⁾	Debug control and exception status.
24	DEPC ⁽²⁾	Program counter at last debug exception.
25-29	Reserved	Reserved in the PIC32MX330/350/370/430/450/470 family core.
30	ErrorEPC ⁽¹⁾	Program counter at last error.
31	DESAVE ⁽²⁾	Debug handler scratchpad register.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Note 1: Registers used in exception processing.

^{2:} Registers used during debug.

^{© 2012-2019} Microchip Technology Inc.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

TABLE 3-3: MIPS32[®] M4K[®] PROCESSOR CORE EXCEPTION TYPES

3.3 **Power Management**

The MIPS[®] M4K[®] processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 27.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX330/350/370/430/450/470 family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS[®] M4K[®] processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the M4K[®] core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

DS60001185H-page 40

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/ 470 family of devices. It is not intended to be a comprehensive reference source.For detailed information, refer to Section 3. "Memory Organization" (DS60001115), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX330/350/370/430/450/470 microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX330/350/370/430/450/470 devices to execute from data memory.


Key features include:

- 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1) mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions


4.1 Memory Layout

PIC32MX330/350/370/430/450/470 microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX330/350/370/430/ 450/470 devices are illustrated in Figure 4-1 through Figure 4-4.




DS60001185H-page 42




MEMORY MAP FOR DEVICES WITH 128 KB OF PROGRAM MEMORY

© 2012-2019 Microchip Technology Inc.



DS60001185H-page 44



© 2012-2019 Microchip Technology Inc.

TABLE 4-1: SFR MEMORY MAP

	Virtual A	ddress
Peripheral	Base	Offset Start
Watchdog Timer		0x0000
RTCC		0x0200
Timer1-5		0x0600
Input Capture 1-5		0x2000
Output Compare 1-5		0x3000
I2C1 and I2C2		0x5000
SPI1 and SPI2		0x5800
UART1 and UART2		0x6000
PMP	0xBF80	0x7000
ADC	UXDFOU	0x9000
CVREF		0x9800
Comparator		0xA000
CTMU		0xA200
Oscillator		0xF000
Device and Revision ID		0xF200
Flash Controller		0xF400
Reset		0xF600
PPS		0xFA04
Interrupts		0x1000
Bus Matrix		0x2000
DMA		0x3000
Prefetch	0xBF88	0x4000
USB		0x5040
PORTA-PORTG		0x6000
Configuration	0xBFC0	0x2FF0

	IIA IIA Piesefa	RIS 041F	0047	0000	0000	0000	0000	0000	0000	XXXX	XXXX	0000	0000	XXXX	XXXX	0000																		
	16/0	BMXERRIS																																
	1/1	BMXERRDS	BMXARB<2:0>	Ι		Ι		Ι				<19:16>																						
	18/2	BMXERRDMA	B	I		Ι		I				BMXPUPBA<19:16>																						
	19/3	BMXERRICD	I	1		Ι																												
	20/4	BMXERRIXI		I		Ι		Ι				Ι																						
	21/5	Ι	Ι		^	Ι	۸	Ι	٨	^			٨	۸		4																		
Bits 22/6	22/6	Ι	BMXWSDRM	I	BMXDKPBA<15:0>	DKPBA<15:0> 	BMXDUDBA<15:0>		BMXDUPBA<15:0> BMXDRMSZ<31:0>	Ι	BMXPUPBA<15:0> BMXPFMSZ<31:0>		BMXBOOTSZ<31:0>																					
	23/7	Ι	I	I	BMX	BMX	BMX	BMX	BMX	BMX	BMX	BMX	BMX	BMX	BM	BMX	BMX	BM>	BMX	I	BM>	I	BM	BM			BM	BM		BMX				
	24/8	Ι	Ι	Ι														I		Ι				Ι										
	25/9	Ι	Ι	Ι																														
26/10	BMXCHEDMA	Ι	I		Ι		Ι				Ι																							
	27/11	Ι	Ι	Ι		Ι						Ι																						
	28/12	Ι	Ι			Ι		Ι				Ι																						
	29/13	Ι	I																															
	30/14	Ι	Ι							Ι		Ι				Ι																		
	31/15	Ι	Ι			Ι						Ι																						
ə	gnsA ti8	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0		0:01	2 31:16 15:0																		
	eteigiste 9msN		BIMACON	31:16		31:16 31:16		31:16		RMXDRMS7		31:16 31:16		BMXPFMSZ		BMXBOOTSZ																		
	bbA IsuhiV #_8838)		2000	0100	70102		70202		0007	2040	2.04	0000	nenz	2060		2070																		

© 2012-2019 Microchip Technology Inc.

Bus Matrix Registers

4.2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	U-0	R/W-1	U-0	U-0
31:24	—	—	—	—	—	BMX CHEDMA	—	—
	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16	—	—	—	BMX ERRIXI	BMX ERRICD	BMX ERRDMA	BMX ERRDS	BMX ERRIS
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	_	_	_	_
	U-0	R/W-1	U-0	U-0	U-0	R/W-0	R/W-0	R/W-1
7:0	—	BMX WSDRM	—	—	—	E	3MXARB<2:0	>
Legend:								
R = Read			W = Writable			mented bit, re	ad as '0'	
-n = Value at POR '			'1' = Bit is se	et	'0' = Bit is cle	ared		
bit 31-27 bit 26	BMXCHED	nted: Read as MA: BMX PFN	A Cacheability		esses bit			

REGISTER 4-1: BMXCON: BUS MATRIX CONFIGURATION REGISTER

1 = Enable program Flash memory (data) cacheability for DMA accesses (requires cache to have data cach-

- ing enabled)
- Disable program Flash memory (data) cacheability for DMA accesses (hits are still read from the cache, but misses do not update the cache)

bit 25-21 Unimplemented: Read as '0'

- bit 20 BMXERRIXI: Enable Bus Error from IXI bit
 - 1 = Enable bus error exceptions for unmapped address accesses initiated from IXI shared bus
 - 0 = Disable bus error exceptions for unmapped address accesses initiated from IXI shared bus
 BMXERRICD: Enable Bus Error from ICD Debug Unit bit
- bit 19 **BMXERRICD:** Enable Bus Error from ICD Debug Unit bit 1 = Enable bus error exceptions for unmapped address accesses initiated from ICD
- 0 = Disable bus error exceptions for unmapped address accesses initiated from ICD bit 18 **BMXERRDMA:** Bus Error from DMA bit
 - 1 = Enable bus error exceptions for unmapped address accesses initiated from DMA
 0 = Disable bus error exceptions for unmapped address accesses initiated from DMA
- bit 17 BMXERRDS: Bus Error from CPU Data Access bit (disabled in Debug mode)
 - 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU data access
 - L = Enable bus error exceptions for unmapped address accesses initiated from CPU data access
 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU data access
- bit 16 **BMXERRIS:** Bus Error from CPU Instruction Access bit (disabled in Debug mode)
 - 1 = Enable bus error exceptions for unmapped address accesses initiated from CPU instruction access
 - 0 = Disable bus error exceptions for unmapped address accesses initiated from CPU instruction access

bit 15-7 Unimplemented: Read as '0'

bit 6 **BMXWSDRM**: CPU Instruction or Data Access from Data RAM Wait State bit

1 = Data RAM accesses from CPU have one wait state for address setup

- 0 = Data RAM accesses from CPU have zero wait states for address setup
- bit 5-3 Unimplemented: Read as '0'

bit 2-0 BMXARB<2:0>: Bus Matrix Arbitration Mode bits

- 111 = Reserved (using these configuration modes will produce undefined behavior)
 - 11 = Reserved(u)
- 011 = Reserved (using these configuration modes will produce undefined behavior)
- 010 = Arbitration Mode 2
- 001 = Arbitration Mode 1 (default)
- 000 = Arbitration Mode 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	—	_	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	—	_	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDK	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDK	PBA<7:0>			

REGISTER 4-2: BMXDKPBA: DATA RAM KERNEL PROGRAM BASE ADDRESS REGISTER

Legend:

· J · ·						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDKPBA<15:10>:** DRM Kernel Program Base Address bits When non-zero, this value selects the relative base address for kernel program space in RAM

bit 9-0 BMXDKPBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	—			—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	—	_		—	_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDU	DBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDU	DBA<7:0>			

REGISTER 4-3: BMXDUDBA: DATA RAM USER DATA BASE ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDUDBA<15:10>:** DRM User Data Base Address bits When non-zero, the value selects the relative base address for User mode data space in RAM, the value must be greater than BMXDKPBA.

bit 9-0 **BMXDUDBA<9:0>:** Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	—	_		—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
15:8				BMXDU	PBA<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				BMXDU	PBA<7:0>			

REGISTER 4-4: BMXDUPBA: DATA RAM USER PROGRAM BASE ADDRESS REGISTER

Legend:

R = Readable bit	ble bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-10 **BMXDUPBA<15:10>:** DRM User Program Base Address bits When non-zero, the value selects the relative base address for User mode program space in RAM, BMXDUPBA must be greater than BMXDUDBA.

bit 9-0 BMXDUPBA<9:0>: Read-Only bits Value is always '0', which forces 1 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXDRMSZ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R	R	R	R	R	R	R	R		
31:24				BMXDRM	1SZ<31:24>					
00.40	R	R	R	R	R	R	R	R		
23:16	BMXDRMSZ<23:16>									
45.0	R	R	R	R	R	R	R	R		
15:8	BMXDRMSZ<15:8>									
7.0	R	R	R	R	R	R	R	R		
7:0				BMXDR	MSZ<7:0>					

REGISTER 4-5: BMXDRMSZ: DATA RAM SIZE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXDRMSZ<31:0>: Data RAM Memory (DRM) Size bits

Static value that indicates the size of the Data RAM in bytes: 0x00004000 = Device has 16 KB RAM 0x00008000 = Device has 32 KB RAM 0x00010000 = Device has 64 KB RAM 0x00020000 = Device has 128 KB RAM

REGISTER 4-6: BMXPUPBA: PROGRAM FLASH (PFM) USER PROGRAM BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	—	—	—	_	—	—	—		
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	_	_	_	—		BMXPUPE	3A<19:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0		
15:8	BMXPUPBA<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0				BMXPU	PBA<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-20 Unimplemented: Read as '0'

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

Note 1: At Reset, the value in this register is forced to zero, which causes all of the RAM to be allocated to Kernel mode data usage.

2: The value in this register must be less than or equal to BMXPFMSZ.

DS60001185H-page 52

				•	,					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	R	R	R	R	R	R	R	R		
31:24				BMXPFN	ISZ<31:24>					
00.40	R	R	R	R	R	R	R	R		
23:16	BMXPFMSZ<23:16>									
15.0	R	R	R	R	R	R	R	R		
15:8	BMXPFMSZ<15:8>									
7.0	R	R	R	R	R	R	R	R		
7:0				BMXPF	MSZ<7:0>					

REGISTER 4-7: BMXPFMSZ: PROGRAM FLASH (PFM) SIZE REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 BMXPFMSZ<31:0>: Program Flash Memory (PFM) Size bits

Static value that indicates the size of the PFM in bytes: 0x00010000 = Device has 64 KB Flash 0x00020000 = Device has 128 KB Flash 0x00040000 = Device has 256 KB Flash 0x00080000 = Device has 512 KB Flash

REGISTER 4-8: BMXBOOTSZ: BOOT FLASH (IFM) SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R	R	R	R	R	R	R	R		
31:24				BMXBOO	TSZ<31:24>					
00.40	R	R	R	R	R	R	R	R		
23:16	BMXBOOTSZ<23:16>									
45.0	R	R	R	R	R	R	R	R		
15:8	BMXBOOTSZ<15:8>									
7.0	R	R	R	R	R	R	R	R		
7:0				BMXBO	OTSZ<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **BMXBOOTSZ<31:0>:** Boot Flash Memory (BFM) Size bits Static value that indicates the size of the Boot PFM in bytes: 0x00003000 = Device has 12 KB Boot Flash

© 2012-2019 Microchip Technology Inc.

NOTES:

5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/ 470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash (DS60001121). Memory" Program which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX330/350/370/430/450/470 devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming[™] (ICSP[™])

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5. "Flash Program Memory"** (DS60001121) in the *"PIC32 Family Reference Manual"*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "*PIC32 Flash Programming Specification*" (DS60001145), which can be downloaded from the Microchip web site.

Note: On PIC32MX330/350/370/430/450/470 devices, the Flash page size is 4 KB and the row size is 512 bytes (1024 IW and 128 IW, respectively).

^{© 2012-2019} Microchip Technology Inc.

5.1	Cont	trol R	Control Registers	S															
TAB	TABLE 5-1:	ΓĹ	FLASH CONTROLLER REGISI	NTROL	LER RE		ER MAP												
		6								Bits	Ŋ								s
vbbA lsutiv (#_0878)	Register 9msN	ensA jia	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
		31:16		1		1	1	1	1	1	1	1	1	1	1		1	1	0000
1400		15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	1	I	I	I	I	1	I		NVMOP<3:0>	><3:0>		0000
F410	NVMKEY	31:16								NVMKEY<31:0>	<31:0>								0000
		0.61																	0000
F420	F420 NVMADDR ⁽¹⁾ 31:16 15:0	1) 31:16 15:0								NVMADDR<31:0>	R<31:0>							0	0000
F430	NVMDATA	31:16 15:0								NVMDATA<31:0>	A<31:0>								0000
F440		31:16 15:0							z	NVMSRCADDR<31:0>)DR<31:0>								0000
Legend:		nknown	\mathbf{x} = unknown value on Reset; — = unimplemented, read	set; = ur	nimplement	ed, read as	as '0'. Reset values are shown in hexadecimal.	alues are s	hown in he:	xadecimal.]
Note 1:		This register h information.	This register has corresponding CLR, SET and INV regi information.	onding CLR	k, SET and i	INV register	s at their vir	tual addres	ses, plus of	ffsets of 0x [,]	4, 0x8 and	0xC, respec	tively. See	Section 12	.2 "CLR, S	ET, and IN/	isters at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more	for more	

Bit

Bit

Bit

Bit

Range	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0		
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24		_	_	_	_		_	_		
	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	—	—	_	_	—	—	_		
1= 0	R/W-0	R/W-0	R-0	R-0	R-0	U-0	U-0	U-0		
15:8	WR	WREN	WRERR ⁽¹⁾	LVDERR ⁽¹⁾	LVDSTAT ⁽¹⁾	—	—	_		
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0						NVMOF	P<3:0>	•		
Legend:										
R = Read	able bit		W = Writable	e bit	U = Unimplei	mented bit, rea	ıd as '0'			
-n = Value	e at POR		'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	known		
bit 31-16	Unimpleme	nted: Read a	is '0'							
bit 15	WR: Write C	ontrol bit								
	This bit is wr	itable when W	VREN = 1 an	d the unlock	sequence is fo	llowed.				
						peration compl	etes			
			lete or inactiv							
bit 14	WREN: Write Enable bit									
	1 = Enable writes to WR bit and enables LVD circuit									
	0 = Disable writes to WR bit and disables LVD circuit									
	This is the only bit in this register reset by a device Reset.									
bit 13	WRERR: Write Error bit ⁽¹⁾									
	This bit is read-only and is automatically set by hardware.									
	1 nis bit is read-only and is automatically set by hardware. 1 = Program or erase sequence did not complete successfully									
			uence compl							
bit 12	-			-	, must be enabl	ed)(1)				
			s automaticall			cu)				
		-			if WRERR is	not)				
		•	table for prog	•		sel)				
bit 11	-			-	it must be ena	bled)(1)				
					eared, by hard					
		,		y set, and cit	eareu, by haiu	ware.				
		age event ac								
hit 10 1		age event NC								
bit 10-4	-	nted: Read a								
bit 3-0		>: NVM Ope								
			hen WREN =	0.						
	1111 = Res e	erved								
	•									
	•									
	0111 = Rese	erved								
	0110 = No o									
						pages are not				
						R, if it is not w				
	0011 = Row 0010 = No o		eration: progra	arris row sele	ciea by NVMA	DDR, if it is no	or write-protec	lea		
			eration: prear	ame word oo	lected by NIV/	ADDR, if it is	not write prot	ected		
	0001 - 0000		cration, progr	anis word Se		יות שעת, וו ונוא	not write-prot	COLEU		
		20101011								

REGISTER 5-1: NVMCON: PROGRAMMING CONTROL REGISTER

Bit

Bit

Bit

Bit

Bit

Note 1: This bit is cleared by setting NVMOP = 0000, and initiating a Flash operation (i.e., WR).

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
31:24				NVMKE	Y<31:24>					
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
23:16	NVMKEY<23:16>									
45.0	W-0 W-0 W-0 W-0 W-0 W-0 W-0 W-0									
15:8	NVMKEY<15:8>									
7.0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0		
7:0				NVMK	EY<7:0>					

REGISTER 5-2: NVMKEY: PROGRAMMING UNLOCK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMKEY<31:0>: Unlock Register bits

These bits are write-only, and read as '0' on any read

Note: This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

REGISTER 5-3: NVMADDR: FLASH ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24				NVMADI	DR<31:24>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				NVMADI	DR<23:16>					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMADDR<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMAE	DR<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **NVMADDR<31:0>:** Flash Address bits Bulk/Chip/PFM Erase: Address is ignored Page Erase: Address identifies the page to erase Row Program: Address identifies the row to program Word Program: Address identifies the word to program

DS60001185H-page 58

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24				NVMDA	TA<31:24>					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				NVMDA	TA<23:16>		-			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMDATA<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMD	ATA<7:0>					

REGISTER 5-4: NVMDATA: FLASH PROGRAM DATA REGISTER

Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMDATA<31:0>: Flash Programming Data bits

Note: The bits in this register are only reset by a Power-on Reset (POR).

REGISTER 5-5: NVMSRCADDR: SOURCE DATA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24				NVMSRCA	DDR<31:24>	>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16				NVMSRCA	DDR<23:16>	>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	NVMSRCADDR<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				NVMSRC	ADDR<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 NVMSRCADDR<31:0>: Source Data Address bits

The system physical address of the data to be programmed into the Flash when the NVMOP<3:0> bits (NVMCON<3:0>) are set to perform row programming.

© 2012-2019 Microchip Technology Inc.

NOTES:


6.0 RESETS

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7. "Resets"** (DS60001118), which is available from the *Documentation > Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32). The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Master Clear Reset pin
- SWR: Software Reset
- WDTR: Watchdog Timer Reset
- BOR: Brown-out Reset
- CMR: Configuration Mismatch Reset
- HVDR: High Voltage Detect Reset

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



^{© 2012-2019} Microchip Technology Inc.

6.1

)																	
		e									Bits								s
vbbA lsutriV (#_0878)	Register ^(†) əmsN	Bit Range	31/15	30/14 29/13	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	təsəЯ IIA
		31:16		1	HVDR	1	I	1	I	1	1	I			I	I	I		0000
Four	RUCIN	15:0		1	I	I	1	I	CMR	VREGS	EXTR	SWR	1	WDTO	SLEEP	IDLE	BOR	POR	XXXX ⁽²⁾
		31:16	—			I	I	I		I		I			I	I	Ι		0000
		15:0	—			Ι	I	Ι	Ι	I		Ι			Ι	Ι	Ι	SWRST 0000	0000
Legend:		unknow	n value or	I Reset; -	– = unimpl∈	\mathbf{x} = unknown value on Reset; — = unimplemented, read as	ad as '0'. F	Reset valu€	ss are show	'0'. Reset values are shown in hexadecimal.	∋cimal.								
Note	1: All re	egisters in thi	in this tat	le have c	correspondii	ng CLR, SE'	T and INV	registers a	at their virtu	lal addresse	s, plus offse	sts of 0x4, 0;	k8 and 0xC,	respectivel	y. See <mark>Sect</mark> i	ion 12.2 "CL	Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	INV Regist	ers" for

more information.2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

DS60001185H-page 62

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	HVDR	—	_	—	—	—
00.40	U-0	U-0						
23:16	—	—	—	—	_	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0
15:8	—	—	—	—	_	—	CMR	VREGS
7.0	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
7:0	EXTR	SWR		WDTO	SLEEP	IDLE	BOR ⁽¹⁾	POR ⁽¹⁾

REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Set by hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30	Unimplemented: Read as '0'
L:1 00	

bit 29 HVDR: High Voltage Detect Reset Flag bit 1 = High Voltage Detect (HVD) Reset has occurred 0 = HVD Reset has not occurred bit 28-10 Unimplemented: Read as '0'

DIL 20-10	Uninpienienieu. Reau as 0
bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	0 = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
	1 = Regulator is enabled and is on during Sleep mode0 = Regulator is set to Stand-by Tracking mode
bit 7	EXTR: External Reset (MCLR) Pin Flag bit
	1 = Master Clear (pin) Reset has occurred0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
	1 = Software Reset was executed
	0 = Software Reset as not executed
bit 5	Unimplemented: Read as '0'
bit 4	WDTO: Watchdog Timer Time-out Flag bit
	1 = WDT Time-out has occurred
	0 = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit
	1 = Device was in Sleep mode
	0 = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode
	0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾
	1 = Brown-out Reset has occurred
	0 = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred

0 = Power-on Reset has not occurred

Note 1: User software must clear this bit to view next detection.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	-	_		_	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	-	—	—	-	_	—	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	W-0, HC
7:0	_	_	_	_	_	_	_	SWRST ⁽¹⁾

REGISTER 6-2: RSWRST: SOFTWARE RESET REGISTER

Legend:	HC = Cleared by hardwa	re	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 SWRST: Software Reset Trigger bit⁽¹⁾

1 = Enable software Reset event0 = No effect

Note 1: The system unlock sequence must be performed before the SWRST bit can be written. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

7.0 INTERRUPT CONTROLLER


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS60001108), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

PIC32MX330/350/370/430/450/470 devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX330/350/370/430/450/470 interrupt module includes the following features:

- Up to 76 interrupt sources
- Up to 46 interrupt vectors
- Single and multi-vector mode operations
- Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each
 priority
- Dedicated shadow set configurable for any priority level (see the FSRSSEL<2:0> bits (DEVCFG3<18:16>) in 28.0 "Special Features" for more information)
- · Software can generate any interrupt
- User-configurable interrupt vector table location
- User-configurable interrupt vector spacing





^{© 2012-2019} Microchip Technology Inc.

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION

listering (1)	100 #	Vector		Interru	upt Bit Location		Persistent
Interrupt Source ⁽¹⁾	IRQ #	#	Flag	Enable	Priority	Sub-priority	Interrupt
		Highe	st Natural O	der Priority			
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	No
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	No
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	No
INT0 – External Interrupt	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	No
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	No
IC1E – Input Capture 1 Error	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	Yes
IC1 – Input Capture 1	6	5	IFS0<6>	IEC0<6>	IPC1<12:10>	IPC1<9:8>	Yes
OC1 – Output Compare 1	7	6	IFS0<7>	IEC0<7>	IPC1<20:18>	IPC1<17:16>	No
INT1 – External Interrupt 1	8	7	IFS0<8>	IEC0<8>	IPC1<28:26>	IPC1<25:24>	No
T2 – Timer2	9	8	IFS0<9>	IEC0<9>	IPC2<4:2>	IPC2<1:0>	No
IC2E – Input Capture 2	10	9	IFS0<10>	IEC0<10>	IPC2<12:10>	IPC2<9:8>	Yes
IC2 – Input Capture 2	11	9	IFS0<11>	IEC0<11>	IPC2<12:10>	IPC2<9:8>	Yes
OC2 – Output Compare 2	12	10	IFS0<12>	IEC0<12>	IPC2<20:18>	IPC2<17:16>	No
INT2 – External Interrupt 2	13	11	IFS0<13>	IEC0<13>	IPC2<28:26>	IPC2<25:24>	No
T3 – Timer3	14	12	IFS0<14>	IEC0<14>	IPC3<4:2>	IPC3<1:0>	No
IC3E – Input Capture 3	15	13	IFS0<15>	IEC0<15>	IPC3<12:10>	IPC3<9:8>	Yes
IC3 – Input Capture 3	16	13	IFS0<16>	IEC0<16>	IPC3<12:10>	IPC3<9:8>	Yes
OC3 – Output Compare 3	17	14	IFS0<17>	IEC0<17>	IPC3<20:18>	IPC3<17:16>	No
INT3 – External Interrupt 3	18	15	IFS0<18>	IEC0<18>	IPC3<28:26>	IPC3<25:24>	No
T4 – Timer4	19	16	IFS0<19>	IEC0<19>	IPC4<4:2>	IPC4<1:0>	No
IC4E – Input Capture 4 Error	20	17	IFS0<20>	IEC0<20>	IPC4<12:10>	IPC4<9:8>	Yes
IC4 – Input Capture 4	21	17	IFS0<21>	IEC0<21>	IPC4<12:10>	IPC4<9:8>	Yes
OC4 – Output Compare 4	22	18	IFS0<22>	IEC0<22>	IPC4<20:18>	IPC4<17:16>	No
INT4 – External Interrupt 4	23	19	IFS0<23>	IEC0<23>	IPC4<28:26>	IPC4<25:24>	No
T5 – Timer5	24	20	IFS0<24>	IEC0<24>	IPC5<4:2>	IPC5<1:0>	No
IC5E – Input Capture 5 Error	25	21	IFS0<25>	IEC0<25>	IPC5<12:10>	IPC5<9:8>	Yes
IC5 – Input Capture 5	26	21	IFS0<26>	IEC0<26>	IPC5<12:10>	IPC5<9:8>	Yes
OC5 – Output Compare 5	27	22	IFS0<27>	IEC0<27>	IPC5<20:18>	IPC5<17:16>	No
AD1 – ADC1 Convert done	28	23	IFS0<28>	IEC0<28>	IPC5<28:26>	IPC5<25:24>	Yes
FSCM – Fail-Safe Clock Monitor	29	24	IFS0<29>	IEC0<29>	IPC6<4:2>	IPC6<1:0>	No
RTCC – Real-Time Clock and Calendar	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>	No
FCE – Flash Control Event	31	26	IFS0<31>	IEC0<31>	IPC6<20:18>	IPC6<17:16>	No
CMP1 – Comparator Interrupt	32	27	IFS1<0>	IEC1<0>	IPC6<28:26>	IPC6<25:24>	No
CMP2 – Comparator Interrupt	33	28	IFS1<1>	IEC1<1>	IPC7<4:2>	IPC7<1:0>	No
USB – USB Interrupts	34	29	IFS1<2>	IEC1<2>	IPC7<12:10>	IPC7<9:8>	Yes
SPI1E – SPI1 Fault	35	30	IFS1<3>	IEC1<3>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1RX – SPI1 Receive Done	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>	Yes
SPI1TX – SPI1 Transfer Done	37	30	IFS1<5>	IEC1<5>	IPC7<20:18>	IPC7<17:16>	Yes
U1E – UART1 Fault	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>	Yes
U1RX – UART1 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>	Yes
U1TX – UART1 Transfer Done	40	31	IFS1<8>	IEC1<8>	IPC7<28:26>	IPC7<25:24>	Yes
I2C1B – I2C1 Bus Collision Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1S – I2C1 Slave Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>	Yes
I2C1M – I2C1 Master Event	43	32	IFS1<11>	IEC1<11>	IPC8<4:2>	IPC8<1:0>	Yes
CNA – PORTA Input Change Interrupt	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the list of available peripherals.

DS60001185H-page 66

	Vector		interre	pt Bit Location		Persistent
IRQ #	#	Flag	Enable	Priority	Sub-priority	Interrupt
45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>	Yes
46	33	IFS1<14>	IEC1<14>	IPC8<12:10>	IPC8<9:8>	Yes
47	33	IFS1<15>	IEC1<15>	IPC8<12:10>	IPC8<9:8>	Yes
48	33	IFS1<16>	IEC1<16>	IPC8<12:10>	IPC8<9:8>	Yes
49	33	IFS1<17>	IEC1<17>	IPC8<12:10>	IPC8<9:8>	Yes
50	33	IFS1<18>	IEC1<18>	IPC8<12:10>	IPC8<9:8>	Yes
51	34	IFS1<19>	IEC1<19>	IPC8<20:18>	IPC8<17:16>	Yes
52	34	IFS1<20>	IEC1<20>	IPC8<20:18>	IPC8<17:16>	Yes
53	35	IFS1<21>	IEC1<21>	IPC8<28:26>	IPC8<25:24>	Yes
54	35	IFS1<22>	IEC1<22>	IPC8<28:26>	IPC8<25:24>	Yes
55	35	IFS1<23>	IEC1<23>	IPC8<28:26>	IPC8<25:24>	Yes
56	36	IFS1<24>	IEC1<24>	IPC9<4:2>	IPC9<1:0>	Yes
57	36	IFS1<25>	IEC1<25>	IPC9<4:2>	IPC9<1:0>	Yes
58	36	IFS1<26>	IEC1<26>	IPC9<4:2>	IPC9<1:0>	Yes
59	37	IFS1<27>	IEC1<27>	IPC9<12:10>	IPC9<9:8>	Yes
60	37	IFS1<28>	IEC1<28>	IPC9<12:10>	IPC9<9:8>	Yes
61	37	IFS1<29>	IEC1<29>	IPC9<12:10>	IPC9<9:8>	Yes
62	38	IFS1<30>	IEC1<30>	IPC9<20:18>	IPC9<17:16>	Yes
63	38	IFS1<31>	IEC1<31>	IPC9<20:18>	IPC9<17:16>	Yes
64	38	IFS2<0>	IEC2<0>	IPC9<20:18>	IPC9<17:16>	Yes
65	39	IFS2<1>	IEC2<1>	IPC9<28:26>	IPC9<25:24>	Yes
66	39	IFS2<2>	IEC2<2>	IPC9<28:26>	IPC9<25:24>	Yes
67	39	IFS2<3>	IEC2<3>	IPC9<28:26>	IPC9<25:24>	Yes
68	40	IFS2<4>	IEC2<4>	IPC10<4:2>	IPC10<1:0>	Yes
69	40	IFS2<5>	IEC2<5>	IPC10<4:2>	IPC10<1:0>	Yes
70	40	IFS2<6>	IEC2<6>	IPC10<4:2>	IPC10<1:0>	Yes
71	41	IFS2<7>	IEC2<7>	IPC10<12:10>	IPC10<9:8>	Yes
72	42	IFS2<8>	IEC2<8>	IPC10<20:18>	IPC10<17:16>	No
73	43	IFS2<9>	IEC2<9>	IPC10<28:26>	IPC10<25:24>	No
74	44	IFS2<10>	IEC2<10>	IPC11<4:2>	IPC11<1:0>	No
75	45	IFS2<11>	IEC2<11>	IPC11<12:10>	IPC11<9:8>	No
	46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74	46 33 47 33 48 33 49 33 50 33 51 34 52 34 53 35 54 35 55 35 56 36 57 36 58 36 59 37 60 37 61 37 62 38 63 38 64 38 65 39 66 39 67 39 68 40 69 40 70 40 71 41 72 42 73 43 74 44 75 45	46 33 IFS1<14> 47 33 IFS1<15> 48 33 IFS1<16> 49 33 IFS1<17> 50 33 IFS1<18> 51 34 IFS1<20> 52 34 IFS1<22> 53 35 IFS1<22> 54 35 IFS1<22> 55 35 IFS1<22> 56 36 IFS1<22> 57 36 IFS1<22> 58 36 IFS1<22> 58 36 IFS1<22> 58 36 IFS1<22> 60 37 IFS1<28> 61 37 IFS1<28> 61 37 IFS1<28> 62 38 IFS1<30> 63 38 IFS2<0> 65 39 IFS2<2> 67 39 IFS2<2> 67 39 IFS2<3> 68 40 IFS2<5>	46 33 IFS1<14> IEC1<14> 47 33 IFS1<15> IEC1<15> 48 33 IFS1<16> IEC1<16> 49 33 IFS1<17> IEC1<17> 50 33 IFS1<18> IEC1<18> 51 34 IFS1<19> IEC1<19> 52 34 IFS1<20> IEC1<20> 53 35 IFS1<22> IEC1<22> 54 35 IFS1<22> IEC1<22> 55 35 IFS1<22> IEC1<22> 56 36 IFS1<24> IEC1<24> 57 36 IFS1<25> IEC1<24> 57 36 IFS1<25> IEC1<26> 58 36 IFS1<26> IEC1<26> 59 37 IFS1<28> IEC1<28> 61 37 IFS1<28> IEC1<28> 61 37 IFS1<28> IEC1<28> 62 38 IFS1<30> IEC1<28> 63 38 <td>46 33 IFS1<14> IEC1<14> IPC8<12:10> 47 33 IFS1<15> IEC1<15> IPC8<12:10> 48 33 IFS1<16> IEC1<16> IPC8<12:10> 49 33 IFS1<17> IEC1<17> IPC8<12:10> 50 33 IFS1<17> IEC1<17> IPC8<12:10> 51 34 IFS1<18> IEC1<18> IPC8<20:18> 52 34 IFS1<20> IEC1<21> IPC8<28:26> 54 35 IFS1<22> IEC1<22> IPC8<28:26> 54 35 IFS1<22> IEC1<22> IPC8<28:26> 55 35 IFS1<22> IEC1<22> IPC8<28:26> 56 36 IFS1<22> IEC1<22> IPC9<28:26> 57 36 IFS1<22> IEC1<24> IPC9<4:2> 58 36 IFS1<26> IEC1<26> IPC9<12:10> 61 37 IFS1<28> IEC1<28> IPC9<12:10> 62 38 IFS1<30> <td< td=""><td>46 33 IFS1<14> IEC1<14> IPC8<12:10> IPC8<9:8> 47 33 IFS1<15> IEC1<15> IPC8<12:10> IPC8<9:8> 48 33 IFS1<16> IEC1<15> IPC8<12:10> IPC8<9:8> 49 33 IFS1<16> IEC1<17> IPC8<12:10> IPC8<9:8> 50 33 IFS1<18> IEC1<18> IPC8<12:10> IPC8<9:8> 51 34 IFS1<19> IEC1<19> IPC8<20:18> IPC8<17:16> 52 34 IFS1<20> IEC1<20> IPC8<20:18> IPC8<17:16> 53 35 IFS1<22> IEC1<22> IPC8<28:26> IPC8<25:24> 54 35 IFS1<22</td> IEC1<22> IPC8<28:26> IPC9<10> 56 36 IFS1<24> IEC1<24> IPC9<4:2> IPC9<1:0> 57 36 IFS1<26</td<></td> IEC1<26> IPC9<4:2> IPC9<1:0> 58 36 IFS1<28	46 33 IFS1<14> IEC1<14> IPC8<12:10> 47 33 IFS1<15> IEC1<15> IPC8<12:10> 48 33 IFS1<16> IEC1<16> IPC8<12:10> 49 33 IFS1<17> IEC1<17> IPC8<12:10> 50 33 IFS1<17> IEC1<17> IPC8<12:10> 51 34 IFS1<18> IEC1<18> IPC8<20:18> 52 34 IFS1<20> IEC1<21> IPC8<28:26> 54 35 IFS1<22> IEC1<22> IPC8<28:26> 54 35 IFS1<22> IEC1<22> IPC8<28:26> 55 35 IFS1<22> IEC1<22> IPC8<28:26> 56 36 IFS1<22> IEC1<22> IPC9<28:26> 57 36 IFS1<22> IEC1<24> IPC9<4:2> 58 36 IFS1<26> IEC1<26> IPC9<12:10> 61 37 IFS1<28> IEC1<28> IPC9<12:10> 62 38 IFS1<30> <td< td=""><td>46 33 IFS1<14> IEC1<14> IPC8<12:10> IPC8<9:8> 47 33 IFS1<15> IEC1<15> IPC8<12:10> IPC8<9:8> 48 33 IFS1<16> IEC1<15> IPC8<12:10> IPC8<9:8> 49 33 IFS1<16> IEC1<17> IPC8<12:10> IPC8<9:8> 50 33 IFS1<18> IEC1<18> IPC8<12:10> IPC8<9:8> 51 34 IFS1<19> IEC1<19> IPC8<20:18> IPC8<17:16> 52 34 IFS1<20> IEC1<20> IPC8<20:18> IPC8<17:16> 53 35 IFS1<22> IEC1<22> IPC8<28:26> IPC8<25:24> 54 35 IFS1<22</td> IEC1<22> IPC8<28:26> IPC9<10> 56 36 IFS1<24> IEC1<24> IPC9<4:2> IPC9<1:0> 57 36 IFS1<26</td<>	46 33 IFS1<14> IEC1<14> IPC8<12:10> IPC8<9:8> 47 33 IFS1<15> IEC1<15> IPC8<12:10> IPC8<9:8> 48 33 IFS1<16> IEC1<15> IPC8<12:10> IPC8<9:8> 49 33 IFS1<16> IEC1<17> IPC8<12:10> IPC8<9:8> 50 33 IFS1<18> IEC1<18> IPC8<12:10> IPC8<9:8> 51 34 IFS1<19> IEC1<19> IPC8<20:18> IPC8<17:16> 52 34 IFS1<20> IEC1<20> IPC8<20:18> IPC8<17:16> 53 35 IFS1<22> IEC1<22> IPC8<28:26> IPC8<25:24> 54 35 IFS1<22

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX330/350/370/430/450/470 Controller Family Features" for the list of available peripherals.

© 2012-2019 Microchip Technology Inc.

TABLE	E 7-2:	IN.	TERRU	PT RE(INTERRUPT REGISTER MAP	MAP													ĺ
ssə		(Bits									
Virtual Addr (852#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	Resets Resets
	1	31:16	1			I	I	I	1		Ι	I	I	I	I	1	1	SS0	0000
0001		15:0				MVEC			TPC<2:0>		Ι			INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000
0101	NTCTAT	31:16	I		I	Ι	Ι	Ι	Ι	I	I	I	I	I	Ι				0000
	FICINI	15:0						5	SRIPL<2:0>		Ι				VEC<5:0>	^			0000
1020	IPTMR -	31:16 15:0								IPTMR<31:0>	1:0>							1	0000
0001		31:16	FCEIF	RTCCIF	FSCMIF	AD1IF	OC5IF	IC5IF	IC5EIF	T5IF	INT4IF	0C4IF	IC4IF	IC4EIF	T4IF	INT3IF	OC3IF	IC3IF	0000
0501		15:0	IC3EIF	T3IF	INT2IF	0C2IF	IC2IF	IC2EIF	T2IF	INT1IF	OC1IF	IC1IF	IC1EIF	T1IF	INTOIF	CS1IF	CS0IF	CTIF	0000
0707		31:16	U3RXIF	U3EIF	I2C2MIF	12C2SIF	12C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	PMPEIF	PMPIF	CNGIF	CNFIF	CNEIF	0000
040	0	15:0	CNDIF	CNCIF	CNBIF	CNAIF	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1TXIF	SPI1RXIF	SPI1EIF 1	USBIF ⁽²⁾	CMP2IF 0	CMP1IF	0000
1050	LC0	31:16					I	I	I			I		I					0000
neni		15:0			Ι	Ι	DMA3IF	DMA2IF	DMA1IF	DMA0IF	CTMUIF	U5TXIF ⁽¹⁾	U5RXIF ⁽¹⁾	U5EIF ⁽¹⁾	U4TXIF	U4RXIF	U4EIF I	U3TXIF	0000
1060		31:16	FCEIE	RTCCIE	FSCMIE	AD1IE	OC5IE	IC5IE	IC5EIE	T5IE	INT4IE	OC4IE	IC4IE	IC4EIE	T4IE	INT3IE	OC3IE	IC3IE	0000
0001		15:0	IC3EIE	T3IE	INT2IE	OC2IE	IC2IE	IC2EIE	T2IE	INT1IE	OC1IE	IC1IE	IC1EIE	T1IE	INTOIE	CS1IE	CSOIE	CTIE	0000
0207	ČL	31:16	U3RXIE	U3EIE	I2C2MIE	12C2SIE	12C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	PMPEIE	PMPIE	CNGIE	CNFIE	CNEIE	0000
0/01		15:0	CNDIE	CNCIE	CNBIE	CNAIE	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1TXIE	SPI1RXIE	SPI1EIE 1	USBIE ⁽²⁾	USBIE ⁽²⁾ CMP2IE CMP1IE		0000
1000		31:16				Ι	I	I		I	Ι				I				0000
0001		15:0					DMA3IE	DMA2IE	DMA1IE	DMA0IE	CTMUIE	U5TXIE ⁽¹⁾	U5RXIE ⁽¹⁾	U5EIE ⁽¹⁾	U4TXIE	U4RXIE	U4EIE (U3TXIE	0000
1000		31:16	Ι			-	INT0IP<2:0>		INT0IS<1:0>	<1:0>	Ι		Ι	ö	CS1IP<2:0>		CS1IS<1:0>		0000
0601		15:0					CS0IP<2:0>		CS0IS<1:0>	<1:0>			I	0	CTIP<2:0>		CTIS<1:0>		0000
0001	1001	31:16				-	INT1IP<2:0>		INT1IS<1:0>	<1:0>	Ι		Ι	Ó	OC1IP<2:0>		OC1IS<1:0>		0000
		15:0					IC1IP<2:0>		IC1IS<1:0>	:1:0>	Ι	I		T	T1IP<2:0>		T1IS<1:0>		0000
		31:16	Ι			-	INT2IP<2:0>		INT2IS<1:0>	<1:0>	Ι	Ι	Ι	Ó	OC2IP<2:0>		OC2IS<1:0>		0000
		15:0					IC2IP<2:0>		IC2IS<1:0>	:1:0>	Ι	Ι		T	T2IP<2:0>		T2IS<1:0>		0000
		31:16			I		INT3IP<2:0>		INT3IS<1:0>	<1:0>	I	I	I	Õ	OC3IP<2:0>		OC3IS<1:0>		0000
	3	15:0					IC3IP<2:0>		IC3IS<1:0>	:1:0>			I	L	T3IP<2:0>		T3IS<1:0>		0000
		31:16			Ι		INT4IP<2:0>		INT4IS<1:0>	<1:0>	Ι		Ι	Ó	OC4IP<2:0>		OC4IS<1:0>		0000
	5	15:0					IC4IP<2:0>		IC4IS<1:0>	:1:0>		I		T	T4IP<2:0>		T4IS<1:0>		0000
10E0		31:16					AD1IP<2:0>		AD1IS<1:0>	<1:0>				Õ	OC5IP<2:0>		OC5IS<1:0>		0000
2	3	15:0					IC5IP<2:0>		IC5IS<1:0>	:1:0>				Т	T5IP<2:0>		T5IS<1:0>		0000
Legend:		unknown	$_{ m X}$ = unknown value on Reset; —	teset; =	unimpleme	nted, read a	= unimplemented, read as '0'. Reset values are shown in hexadecimal	alues are sho	wn in hexad	lecimal.									
Note	1: This l	bit is on	ly available	This bit is only available on 100-pin devices.	in devices.	- 110m	÷												
		DIT IS OII	ly impienic	entea on ur	VICES WILLI	I his bit is only implemented on devices with a USB module.	ule.												

DS60001185H-page 68

Interrupts Control Registers

7.1

TABL	TABLE 7-2:	N	TERRU	IPT RE	GISTEF	INTERRUPT REGISTER MAP (COI	CONTINUED)	(DJ										
		e								Bits								
Virtual Addr (#_8878)	Register 9msN	ensЯ ji8	31/15	30/14	29/13	21/82	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1 16/0	All Resets
		31:16		I			CMP1IP<2:0>	^	CMP1IS<1:0>	S<1:0>	I			F(FCEIP<2:0>		FCEIS<1:0>	0000
I OFU	0) 1	15:0	Ι	1	Ι		RTCCIP<2:0>	^	RTCCIS<1:0>	S<1:0>	Ι	I	Ι	FS	FSCMIP<2:0>		FSCMIS<1:0>	0000
0017		31:16	I	I	I		U11P<2:0>		U1IS<1:0>	<1:0>	I	I	I	ธ	SPI1IP<2:0>		SPI1IS<1:0>	0000
0		15:0	I	I	I	_	USBIP<2:0> ⁽²⁾	5)	USBIS<1:0> ⁽²⁾	:1:0> ⁽²⁾	I	I	I	Ö	CMP2IP<2:0>		CMP2IS<1:0>	0000
0777		31:16	I	I	Ι		SPI2IP<2:0>		SPI2IS<1:0>	<1:0>	I	I	I	Ē	PMPIP<2:0>		PMPIS<1:0>	0000
	5	15:0	Ι	I			CNIP<2:0>		CNIS<1:0>	<1:0>		Ι	Ι	12	I2C1IP<2:0>		I2C1IS<1:0>	0000
00.11		31:16	I	I	I		U4IP<2:0>		U4IS<1:0>	<1:0>	I	I	I		U3IP<2:0>		U3IS<1:0>	0000
11 20	202	15:0	I		—		I2C2IP<2:0>		I2C2IS<1:0>	<1:0>	-	I	Ι		U2IP<2:0>		U2IS<1:0>	0000
0011		31:16	I	I	Ι		DMA1IP<2:0>	^	DMA1IS<1:0>	S<1:0>	I	I	I	D	DMA0IP<2:0>		DMA0IS<1:0>	0000
0011		15:0	I	I	Ι		CTMUIP<2:0>	^	CTMUIS<1:0>	S<1:0>	Ι	I	Ι		U5IP<2:0>		U5IS<1:0>	0000
11 10	100	31:16			Ι	-	Ι	Ι	Ι	Ι	Ι			Ι				0000
140		15:0	Ι	I			DMA3IP<2:0>	^	DMA3IS<1:0>	S<1:0>	Ι	I	Ι	ND	DMA2IP<2:0>		DMA2IS<1:0>	0000
Legend:		uwouyur	value on I	Reset; — =	: unimplem	\mathbf{x} = unknown value on Reset; — = unimplemented, read as '0'		Reset values are shown in hexadecimal.	wn in hexac	decimal.								

This bit is only available on 100-pin devices. This bit is only implemented on devices with a USB module.

÷ ä

Note

© 2012-2019 Microchip Technology Inc.

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:16	—	_	—	_	_	—	—	SS0
45.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	_	—	MVEC	_		TPC<2:0>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-17 Unimplemented: Read as '0'

- bit 16 **SS0:** Single Vector Shadow Register Set bit
 - 1 = Single vector is presented with a shadow register set
 - 0 = Single vector is not presented with a shadow register set

bit 15-13 Unimplemented: Read as '0'

- bit 12 **MVEC:** Multi Vector Configuration bit
 - 1 = Interrupt controller configured for multi vectored mode
 - 0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

- bit 10-8 TPC<2:0>: Interrupt Proximity Timer Control bits
 - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
 - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
 - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
 - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
 - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
 - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
 - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
 - 000 = Disables Interrupt Proximity timer

bit 7-5 Unimplemented: Read as '0'

- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge
- bit 0 INT0EP: External Interrupt 0 Edge Polarity Control bit
 - 1 = Rising edge
 - 0 = Falling edge

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	—	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	—	_		_	—
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	_	_	—	—	—	S	8RIPL<2:0> ⁽¹⁾	
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_			VEC	<5:0> ⁽¹⁾		

REGISTER 7-2: INTSTAT: INTERRUPT STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-11 Unimplemented: Read as '0'

- bit 10-8 **SRIPL<2:0>:** Requested Priority Level bits⁽¹⁾ 111-000 = The priority level of the latest interrupt presented to the CPU
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 VEC<5:0>: Interrupt Vector bits⁽¹⁾ 11111-00000 = The interrupt vector that is presented to the CPU
- **Note 1:** This value should only be used when the interrupt controller is configured for Single Vector mode.

REGISTER 7-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24		-		IPTMF	?<31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16		•		IPTMF	R<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8		•		IPTM	R<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		•		IPTM	R<7:0>		•	<u> </u>

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **IPTMR<31:0>:** Interrupt Proximity Timer Reload bits Used by the Interrupt Proximity Timer as a reload value when the Interrupt Proximity timer is triggered by an interrupt event.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	IFS31	IFS30	IFS29	IFS28	IFS27	IFS26	IFS25	IFS24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	IFS23	IFS22	IFS21	IFS20	IFS19	IFS18	IFS17	IFS16
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IFS15	IFS14	IFS13	IFS12	IFS11	IFS10	IFS9	IFS8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IFS7	IFS6	IFS5	IFS4	IFS3	IFS2	IFS1	IFS0

REGISTER 7-4: IFSx: INTERRUPT FLAG STATUS REGISTER

Legend:

Logona.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 IFS31-IFS0: Interrupt Flag Status bits

1 = Interrupt request has occurred

0 = No interrupt request has occurred

Note: This register represents a generic definition of the IFSx register. Refer to Table 7-1 for the exact bit definitions.

REGISTER 7-5: IECx: INTERRUPT ENABLE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IEC31	IEC30	IEC29	IEC28	IEC27	IEC26	IEC25	IEC24
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	IEC23	IEC22	IEC21	IEC20	IEC19	IEC18	IEC17	IEC16
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	IEC15	IEC14	IEC13	IEC12	IEC11	IEC10	IEC9	IEC8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	IEC7	IEC6	IEC5	IEC4	IEC3	IEC2	IEC1	IEC0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 IEC31-IEC0: Interrupt Enable bits

1 = Interrupt is enabled

0 = Interrupt is disabled

Note: This register represents a generic definition of the IECx register. Refer to Table 7-1 for the exact bit definitions.


Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—		IP3<2:0>		IS3<	1:0>
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	—	—		IP2<2:0>		IS2<	1:0>
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—		IP1<2:0>		IS1<	1:0>
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	_		IP0<2:0>		IS0<	1:0>

REGISTER 7-6: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

Legend:

=ogonan			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'



^{© 2012-2019} Microchip Technology Inc.

REGISTER 7-6:

bit 1-0

Note:

000 = Interrupt is disabled

definitions.

ISO<1:0>: Interrupt Subpriority bits 11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2 01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0

IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

This register represents a generic definition of the IPCx register. Refer to Table 7-1 for the exact bit

DS60001185H-page 74

8.0 OSCILLATOR CONFIGURATION


This data sheet summarizes the features Note: of the PIC32MX330/350/370/430/450/ 470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator Configuration" (DS60001112), which is available from the Documentation > Reference Manual section of the PIC32 Microchip web site (www.microchip.com/pic32).

The PIC32MX330/350/370/430/450/470 oscillator system has the following modules and features:

- A Total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Dedicated On-Chip PLL for USB peripheral

A block diagram of the oscillator system is provided in Figure 8-1.

^{© 2012-2019} Microchip Technology Inc.



DS60001185H-page 76

IFK MAP Bits 11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 12 FRCDIV<2:0> - - SOSCRDY PBDIVRDY PBDIV<1:0> PLLMULT<2:0> x1xx.(2) 13 FRCDIV<2:0> - SOSCRDY PBDIVRDY PBDIV<1:0> PLLMULT<2:0> x1xx.(2) 14 26/10 25/9 20/4 19/3 18/2 17/1 16/0 15 FRCDIV<2:0> - - SOSCRDY PBDIVRDY PBDIV<1:0> PLLMULT<2:0> x1xx.(2) 16 - - - - - - - 0000 17 - - - - - - - - 0000 18 - - - - - - - - 0000 17 - -
Bits 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 FFCDIV<2:0> SOSCRDY PBDIVRDY PBDIV<1:0> PLIMULT<2:0> 0 NOSC<2:0> CLKLOCK ULOCK(4) SLOCK SLOCK SLOCK 0 0 NOSC<2:0> C U C UFRCEN(4) SOSCEN 0 NOSC<2:0> CLKLOCK ULOCK(4) SLOCK SLOCK 0 0 NOSC<2:0> CLKLOCK ULOCK(4) SLOCK SLOCK 0 0 NOSC<2:0> C U C UFRCEN(4) SOSCEN 0 NOSC<2:0> C U C UFRCEN(4) SOSCEN 0 NOSC<2:0> C U C UFRCEN(4) SOSCEN 0 U - - <
610 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 FECDIV<2:0- SOSCRDY PBDIVRDY PBDIV<1:0- PLAULT<2:0- </th
FRCDIV-2:0> SOSCRDY PBDIV<1:0> PLLMULT-2:0> NOSC<2:0> CLKLOCK ULOCK ⁽⁴⁾ SLOCK SLPEN CF UFRCEN ⁽⁴⁾ SOSCEN OSWEN
NOSC<2:0> CLKLOCK ULOCK(4) SLOCK SLPEN CF UFRCEN(4) SOSCEN OSWEN
TUN<5:0> RODIV<14:0> DIVSWEN ACTIVE DIVSWEN DIV
RODIV<14:0> RODIV<14:0> - DIVSWEN ACTIVE - <
- DIVSWEN ACTIVE - - - ROSEL<3:0> -

© 2012-2019 Microchip Technology Inc.

	-							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	R/W-y	R/W-y	R/W-y	R/W-0	R/W-0	R/W-1
31:24	—	—	Р	LLODIV<2:0>	>	F	RCDIV<2:0>	
22.16	U-0	R-0	R-1	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y
23:16	—	SOSCRDY	PBDIVRDY	PBDI∖	/<1:0>	Р	LLMULT<2:0>	•
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15:8	—		COSC<2:0>		—		NOSC<2:0>	
7.0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-y	R/W-0
7:0	CLKLOCK	ULOCK ⁽¹⁾	SLOCK	SLPEN	CF	UFRCEN ⁽¹⁾	SOSCEN	OSWEN

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Legend:	y = Value set from Co	onfiguration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 31-30 **Unimplemented:** Read as '0'

bit 29-27 **PLLODIV<2:0>:** Output Divider for PLL

- 111 = PLL output divided by 256
 - 110 = PLL output divided by 64
 - 101 = PLL output divided by 32
 - 100 = PLL output divided by 16
 - 011 = PLL output divided by 8
 - 010 = PLL output divided by 4
 - 001 = PLL output divided by 2
 - 000 = PLL output divided by 1

bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits

- 111 = FRC divided by 256
- 110 = FRC divided by 64
- 101 = FRC divided by 32
- 100 = FRC divided by 16
- 011 = FRC divided by 8
- 010 = FRC divided by 4
- 001 = FRC divided by 2 (default setting)
- 000 = FRC divided by 1
- bit 23 Unimplemented: Read as '0'
- bit 22 **SOSCRDY:** Secondary Oscillator (SOSC) Ready Indicator bit
 - 1 = Indicates that the Secondary Oscillator is running and is stable
 - 0 = Secondary Oscillator is still warming up or is turned off
- bit 21 **PBDIVRDY:** Peripheral Bus Clock (PBCLK) Divisor Ready bit
 - 1 = PBDIV<1:0> bits can be written
 - 0 = PBDIV<1:0> bits cannot be written
- bit 20-19 **PBDIV<1:0>:** Peripheral Bus Clock (PBCLK) Divisor bits
 - 11 = PBCLK is SYSCLK divided by 8 (default)
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- Note 1: This bit is available on PIC32MX4XX devices only.



REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 18-16 PLLMULT<2:0>: Phase-Locked Loop (PLL) Multiplier bits

- 111 = Clock is multiplied by 24
- 110 = Clock is multiplied by 21
- 101 = Clock is multiplied by 20
- 100 = Clock is multiplied by 19
- 011 = Clock is multiplied by 18
- 010 =Clock is multiplied by 17
- 001 =Clock is multiplied by 16
- 000 = Clock is multiplied by 15
- bit 15 **Unimplemented:** Read as '0'

bit 14-12 COSC<2:0>: Current Oscillator Selection bits

- 111 = Internal Fast RC (FRC) Oscillator divided by OSCCON<FRCDIV> bits
- 110 = Internal Fast RC (FRC) Oscillator divided by 16
- 101 = Internal Low-Power RC (LPRC) Oscillator
- 100 = Secondary Oscillator (Sosc)
- 011 = Primary Oscillator (Posc) with PLL module (XTPLL, HSPLL or ECPLL)
- 010 = Primary Oscillator (Posc) (XT, HS or EC)
- 001 = Internal Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
- 000 = Internal Fast RC (FRC) Oscillator
- bit 11 Unimplemented: Read as '0'
- bit 10-8 NOSC<2:0>: New Oscillator Selection bits
 - 111 = Internal Fast RC Oscillator (FRC) divided by OSCCON<FRCDIV> bits
 - 110 = Internal Fast RC Oscillator (FRC) divided by 16
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
 - 010 = Primary Oscillator (XT, HS or EC)
 - 001 = Internal Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
 - 000 = Internal Fast Internal RC Oscillator (FRC)

On Reset, these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).

- bit 7 CLKLOCK: Clock Selection Lock Enable bit
 - If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):
 - 1 = Clock and PLL selections are locked
 - 0 = Clock and PLL selections are not locked and may be modified

If clock switching and monitoring is enabled (FCKSM<1: $0 \ge 0 x$): Clock and PLL selections are never locked and may be modified.

- bit 6 ULOCK: USB PLL Lock Status bit⁽¹⁾
 - 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied
 - 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress or USB PLL is disabled
- bit 5 SLOCK: PLL Lock Status bit
 - 1 = PLL module is in lock or PLL module start-up timer is satisfied
 - 0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
- bit 4 **SLPEN:** Sleep Mode Enable bit
 - 1 = Device will enter Sleep mode when a WAIT instruction is executed
 - 0 = Device will enter Idle mode when a WAIT instruction is executed
- bit 3 CF: Clock Fail Detect bit
 - 1 = FSCM has detected a clock failure
 - 0 = No clock failure has been detected
- **Note 1:** This bit is available on PIC32MX4XX devices only.

Note: Writes to this register require an unlock sequence. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

© 2012-2019 Microchip Technology Inc.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 UFRCEN: USB FRC Clock Enable bit⁽¹⁾
 - 1 = Enable FRC as the clock source for the USB clock source
 - 0 = Use the Primary Oscillator or USB PLL as the USB clock source
- bit 1 **SOSCEN:** Secondary Oscillator (Sosc) Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Initiate an oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: This bit is available on PIC32MX4XX devices only.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	-	—	-	_	-	—
00.40	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	_	_	_	—
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_	—	_	_	_	—
7.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	—	—			TUN<	5:0> ⁽¹⁾		

REGISTER 8-2: OSCTUN: FRC TUNING REGISTER

Legend:	y = Value set from Co	onfiguration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation, and is neither characterized nor tested.

Note: Writes to this register require an unlock sequence. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_			R)<2017/2017/2017/2017/2017/2017/2017/2017/	1,3)		
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				RODIV	<7:0> ⁽³⁾			
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R-0, HS, HC
15:8	ON	_	SIDL	OE	RSLP ⁽²⁾	—	DIVSWEN	ACTIVE
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_				ROSEL	<3:0> ⁽¹⁾	

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Legend:	HC = Hardware Clearable	HS = Hardware Settable	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Unimplemented: Read as '0'
- bit 30-16 **RODIV<14:0>:** Reference Clock Divider bits^(1,3)
 - This value selects the Reference Clock Divider bits. See Figure 8-1 for more information.
- bit 15 **ON:** Output Enable bit
 - 1 = Reference Oscillator Module is enabled
 - 0 = Reference Oscillator Module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Peripheral Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 OE: Reference Clock Output Enable bit
 - 1 = Reference clock is driven out on REFCLKO pin
 - 0 = Reference clock is not driven out on REFCLKO pin
- bit 11 **RSLP:** Reference Oscillator Module Run in Sleep bit⁽²⁾
 - 1 = Reference Oscillator Module output continues to run in Sleep
 - 0 = Reference Oscillator Module output is disabled in Sleep
- bit 10 Unimplemented: Read as '0'
- bit 9 DIVSWEN: Divider Switch Enable bit
 - 1 = Divider switch is in progress
 - 0 = Divider switch is complete
- bit 8 ACTIVE: Reference Clock Request Status bit
 - 1 = Reference clock request is active
 - 0 = Reference clock request is not active
- bit 7-4 Unimplemented: Read as '0'
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - **2:** This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

REGISTER 8-3: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 3-0 ROSEL<3:0>: Reference Clock Source Select bits⁽¹⁾
 - 1111 = Reserved; do not use

•

- • 1001 = Reserved; do not use 1000 = REFCLKI 0111 = System PLL output 0110 = USB PLL output 0101 = Sosc 0100 = LPRC 0011 = FRC 0010 = POSC 0001 = PBCLK 0000 = SYSCLK
- **Note 1:** The ROSEL and RODIV bits should not be written while the ACTIVE bit is '1', as undefined behavior may result.
 - 2: This bit is ignored when the ROSEL<3:0> bits = 0000 or 0001.
 - 3: While the ON bit is set to '1', writes to these bits do not take effect until the DIVSWEN bit is also set to '1'.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				ROTRIN	//<8:1>			
00.40	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	ROTRIM<0>	_	_	_	—	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	—	_	-	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_		_	_	_	_	_

REGISTER 8-4: REFOTRIM: REFERENCE OSCILLATOR TRIM REGISTER

Legend:	y = Value set from Config	guration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

Note: While the ON bit (REFOCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.

bit 22-0

9.0 PREFETCH CACHE

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS60001119), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching. The following are some of the key features of the Prefetch Cache module.

- 16 fully associative lockable cache lines
- 16-byte cache lines
- · Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- Pseudo LRU replacement policy
- · All cache lines are software writable
- 16-byte parallel memory fetch
- · Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 9-1.




FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM

^{© 2012-2019} Microchip Technology Inc.

	TABLE 9-1: PREFETCH REGISTER MAP	PREFETCH REGISTER MAP	REFETCH REGISTER MAP	H REGISTER MAP	STER MAP	IAP				1	Bits	s								,
Image: matrix independent of the state of the s	Virtual Addre (#_8878)	Register Name	əgnsA jiB	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəsəЯ IIA
TICOV 160 — — DCSZ<10> — PEREFER-10> — PERMS-20> HEACC(1) 161.0 — I I I <td></td> <td></td> <td>, 31:16</td> <td>I</td> <td>1</td> <td>I</td> <td>1</td> <td> </td> <td>1</td> <td> </td> <td>1</td> <td> </td> <td>I</td> <td>I</td> <td></td> <td>1</td> <td>1</td> <td>I</td> <td>снесон</td> <td>0000</td>			, 31:16	I	1	I	1		1		1		I	I		1	1	I	снесон	0000
HEACCINAL Interview Interview <t< td=""><td>4000</td><td></td><td>15:0</td><td>1</td><td>1</td><td>I</td><td>1</td><td>1</td><td>1</td><td>DCSZ<</td><td><1:0></td><td>I</td><td>Ι</td><td>PREFE</td><td>N<1:0></td><td>I</td><td>Ы</td><td>FMWS<2:0</td><td>^</td><td>0007</td></t<>	4000		15:0	1	1	I	1	1	1	DCSZ<	<1:0>	I	Ι	PREFE	N<1:0>	I	Ы	FMWS<2:0	^	0007
Tipologie Image CHEIDX-30-1 CHEIDX-30-1 15:10 17:10 17:10 17:10 17:10 17:10 17:10 15:10 17:10 17:10 17:10 17:10 17:10 17:10 15:10 17:10 17:10 17:10 17:10 17:10 17:10 15:0 17:0 17:0 17:0 17:0 17:0 17:0 17:0 0:10 17:0 17:0 17:0 17:0 17:0 17:0 17:0 17:0 0:10 17:0 <t< td=""><td>0101</td><td>(1) (1)</td><td>, 31:16</td><td>CHEWEN</td><td>I</td><td>Ι</td><td>1</td><td>I</td><td>Ι</td><td>I</td><td> </td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>0000</td></t<>	0101	(1) (1)	, 31:16	CHEWEN	I	Ι	1	I	Ι	I		Ι	Ι	Ι	Ι	I	I	Ι	Ι	0000
HETAGIN 31:16 LTAG-23:16:> LTAG-23:16:> HETAGIN 16:0 LTAG-23:16:> LTAG-23:16:> HETAGN 16:0 LTAG-23:16:> LTAG-23:16:> HETAGN 16:0 LTAG-23:16:> LTAG-23:16:> HETAGN 16:0 LTAG-23:10:> LTAG-23:10:> CHENN 31:16 LTAG-23:10:> CHENO-3:10:> CHENN 15:0 CHENO-3:10:> CHENO-3:10:> CHENN 16:0 CHENO-3:10:> CHENO-3:10:> CHENN 31:16 CHENO-3:10:> CHENO-3:10:> CHENN 31:16 CHENO-3:10:> CHENO-3:10:> CHENN 15:0 CHENO-3:10:> CHENO-3:10:> CHENN 15:0 CHENO-3:10:> CHENO-3:10:> CHENN 31:16 CHENO-3:10:> CHENO-3:10:> CHENN 31:16 CHENO-3:10:> CHENO-3:10:> CHENN 31:16 CHENN-3:10:> CHENN-3:10:> CHENN 31:16 CHENN-3:10:> CHENN-3:10:> CHENN 1	4010		15:0	1	1	Ι	1	1	Ι	1		Ι	Ι	Ι	I		CHEID)	X<3:0>		0 0 xxx
Mark No. 150 LTAGE LTAGE <t< td=""><td>0007</td><td></td><td>31:16</td><td>LTAGBOOT</td><td>1</td><td>Ι</td><td>I</td><td>I</td><td>I</td><td>I</td><td> </td><td></td><td></td><td></td><td>LTAG<</td><td>23:16></td><td></td><td></td><td></td><td>xxx0</td></t<>	0007		31:16	LTAGBOOT	1	Ι	I	I	I	I					LTAG<	23:16>				xxx0
Immonf Immonf<	4020		15:0						LTAG<1	5:4>						LVALID	LLOCK	ΓТΥΡΕ		xxx2
Indication IED/O	0207	CUENCK(1)	, 31:16	Ι	I			I	Ι		I	Ι	I	Ι			I	Ι	Ι	0000
CHEWO 11:16 15:0 CHEWO<1:0> CHEWI 13:16 15:0 CHEWI 21:16 CHEMI 21:16 21:16 21:16 21:16 21:16 21:16 21:16 21:16 21:16	4020		15:0					LM	ASK<15:5>							I	I	Ι	Ι	XXXX
	4040		31:16 15:0								CHEW04	<31:0>								XXXX
CHEW2 31:16 CHEW2 CHEM2 CHEM2 <th< td=""><td>4050</td><td></td><td>31:16 15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CHEW1</td><td><31:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>XXXX</td></th<>	4050		31:16 15:0								CHEW1	<31:0>								XXXX
CHEW3 31:16 CHEW3 CHEW3<31:0> CHELN 15:0 CHELN CHENN CHENN CHENN CHENN CHENN CHENN CHENN CHENN CHENN CHENN <t< td=""><td>4060</td><td></td><td>31:16 15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CHEW24</td><td><31:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>XXXX</td></t<>	4060		31:16 15:0								CHEW24	<31:0>								XXXX
HELRU 31:16 - - - - - CHELRU<24:16> CHEHIT 15:0 CHELRU CHELRU<15:0> CHELRU<15:0> CHELRU<16	4070		31:16 15:0								CHEW3*	<31:0>								XXXX
TELNU T5:0 CHELRU<15:0> CHEHIT 31:16 CHEHIT<31:0> CHEMIS 31:16 CHEHIT<31:0> CHEMIS 31:16 CHEMIS<31:0> CHEMIS 31:16 CHEMIS<31:0> CHEMIS 31:16 CHEMIS<31:0> CHEMIS 21:16 CHEMIS<31:0> HEPFABT 31:16 CHEMIS<31:0> T = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. CHEPFABT T is register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.	0007		31:16	I		I	I	I	I	I				Ċ	HELRU<24:1	\$				0000
CHEHIT 31:16 15:0 CHEHIT CHEMIS	4000		15:0								CHELRU	<15:0>								0000
CHEMIS 31:16 15:0 15:0 HEPFABT 21:16 T = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. CHEPFABT T is register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.	4090		31:16 15:0								CHEHIT	<31:0>								XXXX
HEPFABT 31:16 15:0 x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.	40A0		31:16 15:0								CHEMIS	<31:0>								XXXX
	40C0	CHEPFABT	31:16 15:0							-	CHEPFAB	T<31:0>								XXXX
	Legen Note		Inknown register nation.	value on Re has corresp	set, — = ur onding CLR	ոimplemen ୧, SET and	ted, read as INV registe	i '0'. Reset v rs at its virtu	/alues are ε ıal address,	shown in he. , plus an off:	xadecimal. set of 0x4,	0x8 and 0>	<c, respecti<="" td=""><td>vely. See <mark>S</mark></td><td>ection 12.2</td><td>: "CLR, SEI</td><td>I, and INV F</td><td>Registers"</td><td>for more</td><td></td></c,>	vely. See <mark>S</mark>	ection 12.2	: "CLR, SEI	I, and INV F	Registers"	for more	

DS60001185H-page 86

Control Registers

9.1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	-	-	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
23:16	_	—	_	—	_	—	_	CHECOH
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
15:8	_	—	_	-	-	_	DCSZ	<u>′</u> <1:0>
7.0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7:0	_	_	PREFE	N<1:0>	_	F	?FMWS<2:0>	>

REGISTER 9-1: CHECON: CACHE CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-17 Unimplemented: Write '0'; ignore read

- bit 16 CHECOH: Cache Coherency Setting on a PFM Program Cycle bit
 - 1 = Invalidate all data and instruction lines
 - 0 = Invalidate all data lnes and instruction lines that are not locked
- bit 15-10 **Unimplemented:** Write '0'; ignore read
- bit 9-8 DCSZ<1:0>: Data Cache Size in Lines bits
 - 11 = Enable data caching with a size of 4 Lines
 - 10 = Enable data caching with a size of 2 Lines
 - 01 = Enable data caching with a size of 1 Line
 - 00 = Disable data caching

Changing these bits induce all lines to be reinitialized to the "invalid" state.

bit 7-6 **Unimplemented:** Write '0'; ignore read

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

- 11 = Enable predictive prefetch for both cacheable and non-cacheable regions
- 10 = Enable predictive prefetch for non-cacheable regions only
- 01 = Enable predictive prefetch for cacheable regions only
- 00 = Disable predictive prefetch
- bit 3 Unimplemented: Write '0'; ignore read

bit 2-0 PFMWS<2:0>: PFM Access Time Defined in Terms of SYSLK Wait States bits

- 111 = Seven Wait states
- 110 = Six Wait states
- 101 = Five Wait states
- 100 = Four Wait states
- 011 = Three Wait states
- 010 = Two Wait states
- 001 = One Wait state
- 000 = Zero Wait state

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	CHEWEN	—	_	—	—	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	-		—	_		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—			—			—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	—	—	_	—		CHEID	X<3:0>	

REGISTER 9-2: CHEACC: CACHE ACCESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31 **CHEWEN:** Cache Access Enable bits for registers CHETAG, CHEMSK, CHEW0, CHEW1, CHEW2, and CHEW3

1 = The cache line selected by CHEIDX<3:0> is writeable

0 = The cache line selected by CHEIDX<3:0> is not writeable

bit 30-4 Unimplemented: Write '0'; ignore read

bit 3-0 CHEIDX<3:0>: Cache Line Index bits

The value selects the cache line for reading or writing.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
51.24	LTAGBOOT	-	_	—	—	_	_	—	
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23.10	LTAG<19:12>								
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15.6				LTAG<	11:4>				
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1	U-0	
7.0		LTAG<	<3:0>		LVALID	LLOCK	LTYPE	—	

REGISTER 9-3: CHETAG: CACHE TAG REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 LTAGBOOT: Line TAG Address Boot bit

- 1 = The line is in the 0x1D000000 (physical) area of memory
- 0 = The line is in the 0x1FC00000 (physical) area of memory

bit 30-24 **Unimplemented:** Write '0'; ignore read

bit 23-4 LTAG<19:0>: Line TAG Address bits

LTAG<19:0> bits are compared against physical address to determine a hit. Because its address range and position of PFM in kernel space and user space, the LTAG PFM address is identical for virtual addresses, (system) physical addresses, and PFM physical addresses.

bit 3 LVALID: Line Valid bit

- 1 = The line is valid and is compared to the physical address for hit detection
- 0 = The line is not valid and is not compared to the physical address for hit detection

bit 2 LLOCK: Line Lock bit

- 1 = The line is locked and will not be replaced
- 0 = The line is not locked and can be replaced

bit 1 LTYPE: Line Type bit

- 1 = The line caches instruction words
- 0 = The line caches data words
- bit 0 Unimplemented: Write '0'; ignore read

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	-	-	_	_	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—			_		_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				LMASK<	<10:3>			
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
7:0		LMASK<2:0>		_	_			_

REGISTER 9-4: CHEMSK: CACHE TAG MASK REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Write '0'; ignore read

- bit 15-5 LMASK<10:0>: Line Mask bits
 - 1 = Enables mask logic to force a match on the corresponding bit position in the LTAG<19:0> bits (CHETAG<23:4>) and the physical address.
 - 0 = Only writeable for values of CHEIDX<3:0> bits (CHEACC<3:0>) equal to 0x0A and 0x0B. Disables mask logic.
- bit 4-0 Unimplemented: Write '0'; ignore read

REGISTER 9-5: CHEW0: CACHE WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24				CHEW0<	31:24>					
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW0<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8				CHEW04	<15:8>					
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0		CHEW0<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW0<31:0>:** Word 0 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

DS60001185H-page 90

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24				CHEW1<	:31:24>					
22.16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16	CHEW1<23:16>									
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8	15:8 CHEW1<15:8>									
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7:0				CHEW1	<7:0>					

REGISTER 9-6: CHEW1: CACHE WORD 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW1<31:0>:** Word 1 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

REGISTER 5-7. CHEWZ. CACHE WORD Z	REGISTER 9-7:	CHEW2: CACHE WORD 2
-----------------------------------	---------------	---------------------

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31.24				CHEW2<	31:24>			
22:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEW2<	:23:16>			
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15.0				CHEW2	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEW2	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW2<31:0>:** Word 2 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEW3<	:31:24>			
23:16	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23.10				CHEW3<	CHEW3<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEW3	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEW3	8<7:0>			

REGISTER 9-8: CHEW3: CACHE WORD 3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHEW3<31:0>:** Word 3 of the cache line selected by the CHEIDX<3:0> bits (CHEACC<3:0>) Readable only if the device is not code-protected.

Note: This register is a window into the cache data array and is readable only if the device is not code-protected.

REGISTER 9-9: CHELRU: CACHE LRU REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
31.24	—	—	-		—	—	—	CHELRU<24>
22:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				CHELRI	J<23:16>			
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.0				CHELR	U<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHELF	RU<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-25 Unimplemented: Write '0'; ignore read

bit 24-0 **CHELRU<24:0>:** Cache Least Recently Used State Encoding bits Indicates the pseudo-LRU state of the cache.

DS60001185H-page 92

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEHIT<	<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEHIT<	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEHIT	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEHIT	<7:0>			
Legend								
-				1.14				
R = Rea	dable bit		W = Writable	DIC	U = Unimple	emented bit, re	ad as '0'	
-n = Valu	ie at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unl	known

REGISTER 9-10: CHEHIT: CACHE HIT STATISTICS REGISTER

bit 31-0 CHEHIT<31:0>: Cache Hit Count bits

Incremented each time the processor issues an instruction fetch or load that hits the prefetch cache from a cacheable region. Non-cacheable accesses do not modify this value.

						-		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEMIS	<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEMIS	<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEMIS	<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEMIS	S<7:0>			
Legend								
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'	
-n = Valu	ie at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is un	known

REGISTER 9-11: CHEMIS: CACHE MISS STATISTICS REGISTER

bit 31-0 CHEMIS<31:0>: Cache Miss Count bits

Incremented each time the processor issues an instruction fetch from a cacheable region that misses the prefetch cache. Non-cacheable accesses do not modify this value.

^{© 2012-2019} Microchip Technology Inc.

	LIV 3 - 12. V							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24				CHEPFAB	Г<31:24>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16				CHEPFAB	Г<23:16>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8				CHEPFAB	T<15:8>			
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				CHEPFAE	3T<7:0>			
Legend								
R = Rea	dable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'	
-n = Valu	ie at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is unl	known

REGISTER 9-12: CHEPFABT: PREFETCH CACHE ABORT STATISTICS REGISTER

bit 31-0 CHEPFABT<31:0>: Prefab Abort Count bits

Incremented each time an automatic prefetch cache is aborted due to a non-sequential instruction fetch, load or store.

10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Mem-Access (DMA) Controller" ory (DS60001117), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers
- · Automatic word-size detection:


FIGURE 10-1:

- Transfer granularity, down to byte level
- Bytes need not be word-aligned at source and destination

DMA BLOCK DIAGRAM



- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
- Manual (software) or automatic (interrupt) **DMA** requests
- One-Shot or Auto-Repeat Block Transfer modes
- Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
- DMA channel block transfer complete
- Source empty or half empty
- Destination full or half full
- DMA transfer aborted due to an external event
- Invalid DMA address generated
- · DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable



© 2012-2019 Microchip Technology Inc.

ABI	TABLE 10-1 :		MA GLC	DMA GLOBAL REGISTER MAP	EGISTE	R MAP													
		(Bits									5
vittusi kutriV (#_8878)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/21	16/0	stəsəЯ IIA
		31:16							1	1					1	I		I	0000
3000	DIMACOIN	15:0	NO	I	I	SUSPEND [DMABUSY	I	1	1	1	1	1	1	1	I	I	I	0000
0100	TATOAND	31:16	I	1	1	1	I	I	I	1	I	1	1	1	1	I	I	Ι	0000
		15:0	I	Ι			I			I	I	1	I	I	RDWR	D	DMACH<2:0>	^	0000
3020	3020 DMAADDR	31:16 15:0								DMAADDR<31:0>	<31:0>								0000
Legend: Note 1:		x = unknown valu All registers in thi more information	n value on l in this tablé iation.	Reset; — = ∋ have corr∈	unimpleme ssponding (x = unknown value on Reset; — = unimplemented, read as All registers in this table have corresponding CLR, SET and more information.	: 0.'. Reset values are shown in hexadecimal. d INV registers at its virtual address, plus an o	alues are s ars at its viri	tual addres	'0.' Reset values are shown in hexadecimal. INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	ffset of 0x4.	0x8 and 0	<	vely. See <mark>S</mark>	ection 12.2	"CLR, SE	T, and INV F	Registers"	for

	s	teseA IIA	0000	0000	0000	0000	0000	0000		rs" for	
		16/0	1	^						V Registe	
		1/11	I	CRCCH<2:0>						SET, and IN	
		18/2	Ι	0						12.2 "CLR,	
		19/3	Ι	Ι						e Section 1	
		20/4	Ι	Ι						ectively. Se	
		21/5	Ι	CRCTYP						d 0xC, resp	
		22/6	Ι	CRCEN CRCAPP CRCTYP						0x4, 0x8 an	
	Bits	23/7	Ι	CRCEN	DCRCDATA<31:0>		20.16/00/00/0			s offsets of (
	B	24/8	BITO		DCRCDA				exadecimal	resses, plus	
		25/9	Ι						shown in he	virtual add	
		26/10	Ι	PLEN<4:0>					values are	ters at their	
		27/11	WBO						s '0'. Reset	d INV regis	
Р		28/12	BYTO<1:0>						ited, read a	LR, SET an	
TER MA		29/13	вутс	Ι					unimplemer	sponding C	
REGIS		30/14	Ι	Ι					teset; = I	have corre	
DMA CRC REGISTER MAP		31/15	Ι	Ι					\mathbf{x} = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	ation.
	ŧ	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	nknown	gisters i	more information.
TABLE 10-2 :		Register Name ⁽¹⁾		NOUUN	3040 DCRCDATA						more
TABL		virtual Addr (#_8838)	0000	nene	3040 Г		3050		Legend:	Note 1:	

DS60001185H-page 96

Control Registers

10.1

TABLE	LE 10-3:		DMA CHANNEL 0 THROUGH CHA	NNEL 0	THRO	JGH CH	ANNEL	3 REG	3 REGIS I EK MAP	1AL									
SSƏ		(B	Bits								s
Virtual Addr (#_8878)	Register Name ⁽¹⁾	egnsA ji8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	stəcəЯ IIA
0000		31:16	I		I	I		I			I				I		I	I	0000
3060	NCOULON	15:0	CHBUSY	I	1	I	1	1		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	Ι	CHEDET	CHPRI<1:0>		0000
02.00		31:16		I		I	1	1	1					CHAIRQ<7:0>	,2<7:0>				00FF
3070		15:0				CHSIRQ<7:0>	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		I	I	FFF8
3080	DCH0INT	31:16	Ι	Ι	I	Ι	Ι	I	Ι	Ι	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE		0000
		15:0									CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	CHSSA<31:0>								0000
30A0	DCH0DSA	31:16 15:0								CHDSA<31:0>	<31:0>								0000
		31:16			I		I	1	I		Ι	I	I		Ι		I	I	0000
3050		15:0								CHSSIZ<15:0>	<15:0>								0000
		, 31:16	I		Ι			Ι						Ι			I	Ι	0000
2000		15:0								CHDSI2	CHDSIZ<15:0>								0000
			I			Ι		Ι						Ι			Ι	I	0000
		15:0								CHSPTR<15:0>	R<15:0>								0000
3050														Ι			I	I	0000
2010		15:0								CHDPTI	CHDPTR<15:0>								0000
3050			Ι			Ι	Ι			Ι				Ι			Ι	Ι	0000
		15:0								CHCSI	CHCSIZ<15:0>								0000
3100	аталонла	31:16	I	I	I			I		I	Ι		I	Ι	Ι	Ι	I		0000
2010		15:0								CHCPTR<15:0>	R<15:0>								0000
3110	DCHODAT	31:16	Ι			Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι	0000
		15:0				Ι		Ι						CHPDAT<7:0>	T<7:0>				0000
3120	DCH1CON				I														0000
		15:0 31-16	CHBUSY							CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	CHPRI<1:0>		0000
3130	DCH1ECON	15.0				CHSIRO<7.0>	<0.750				CEORCE	CARORT	PATEN	SIROFN	AIROFN		I	I	5005 1005 1005 1005 1005 1005 1005 1005
		31:16	I	I	I		5.	I	Ι	I	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3140	DCH1INT	15:0		Ι			Ι	1	1		CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF		0000
3150	DCH1SSA	31:16								CHSSA<31:0>	<31:0>							·	0000
3160	DCH1DSA	31:16 15:0								CHDSA<31:0>	<31:0>								0000
Legend: Note 1:	÷ ÷	 x = unknown valu All registers in this more information. 	x = unknown value on Reset; — = unimplemented, read as All registers in this table have corresponding CLR, SET and more information.	eset; — = ı have corre:	unimplemer sponding C	ited, read a: LR, SET an		0'. Reset values are shown in hexadecimal. INV registers at their virtual addresses, plus	shown in h í virtual addr	exadecimal resses, plus	, offsets of ()x4, 0x8 and	1 0xC, resp	ectively. Se	e Section 1	12.2 "CLR, §	0. Reset values are shown in hexadecimal. INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	/ Registers	for

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 97

Bits Bits <th< th=""><th>Range Sarra <th< th=""><th></th><th>Bit</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<></th></th<>	Range Sarra Sarra <th< th=""><th></th><th>Bit</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>		Bit							
Note Note <th< th=""><th>Reading (11)30/1430/1429/1328/1227/11DCH1SSI231/1615:0DCH1SSI231/1615:015:115:117:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1015:015:0</th><th></th><th></th><th>,</th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	Reading (11)30/1430/1429/1328/1227/11DCH1SSI231/1615:0DCH1SSI231/1615:015:115:117:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1017:1015:015:0			,						
Dertrigate District of team Image Image<	DCH1SNIZ 31:16 DCH1SNIZ 15:0 DCH1DNIZ 31:16 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1DTR 31:16 DCH1DAT 31:16 -		24/8			20/4	19/3	18/2	17/1	16/0
Obtained Test CHSIS-TISIO CHSISIT CHSISICA	DCH15NL 15.0 DCH1DSIZ 31:16 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1DRT 31:16 DCH1DRT 31:16		1			1	I	I	1	I
DHUBK 3116 <	DCH1DSIZ 31:16 DCH1SPTR 15:0 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1DPTR 31:16 DCH1CSIZ 31:16 DCH1DAT 31:16 DCH1DAT 31:16 DCH1DAT 31:16 DCH2CON 31:16 DCH2CON 31:16 DCH2CON 31:16 DCH2CON 31:16 DCH2CON 31:16 DCH2CON 31:16 - DCH2CON 31:16 - D		CHSSIZ	<15:0>	-				-	
Oblighting 160 Characterion Characterion Oblighting 110 Current	DCH1DBIL 15.0		I	1		Ι	I	I	1	
DDH10 Title Image Image <th< td=""><td></td><td></td><td>CHDSIZ</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			CHDSIZ	<15:0>						
Onlight 110 Customerical <	DCH1DPTR 15.0 DCH1DPTR 11.6 DCH1CSIZ 15.1 DCH1CSIZ 15.0 DCH1DAT 15.0 DCH1DAT 15.0 DCH1DAT 15.0						Ι	1	I	
Dehlop: 31:16 Image: Image:<	DCH1DPTR 31:16		CHSPTR	<15:0>	-				-	
Difficiential Choptraction Choptraction <t< td=""><td>DCH10F1K 15.0 </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td>I</td><td>I</td><td>I</td></t<>	DCH10F1K 15.0						I	I	I	I
Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6) Difficiency (6)	DCH1CSIZ 31:16 1 DCH1CPTR 15:0		CHDPTR	<15:0>						
Dottlock 150	DCH1CB/L 15.0						I	I		I
Dittlicture 3116 <t< td=""><td>DCH1CPTR 31:16 1 1 1 1 1 <t< td=""><td></td><td>CHCSIZ</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td></t<></td></t<>	DCH1CPTR 31:16 1 1 1 1 1 <t< td=""><td></td><td>CHCSIZ</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		CHCSIZ	<15:0>						
On Unit Ido Ido <th< td=""><td>DCH1DAT 15:0 116 116 11 11</td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td>I</td><td>I</td><td>I</td></th<>	DCH1DAT 15:0 116 116 11 11						I	I	I	I
Dicklick 31:16	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		CHCPTR	<15:0>						
UPUTUDI 150	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						I	I	I	I
Dth	DCH2CON 31:16 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 1		1			CHPD/	\T<7:0>			
Oncoord Iso ···	DCH2CON 15:0 CHBUSY 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0	1					Ι	1	I	Ι
CH2ECOL 3116 CHARCATO- 150 CHSDE CHSDE CHDIF SIGEN AIROCTO- CHORE CHARC CHARCATO- CHORE CHARC CHARCATO-	DCH2ECON 31:16 1 DCH2INT 15:0		CHCHNS				Ι	CHEDET	CHPRI	1:0>
OLUMIN 160 CHRIQATION 170 CHRIQATION 170 CHRIQATION 1700 CHRIQATION 1700 <t< td=""><td>DCH2EUN 15:0 -</td><td> </td><td> </td><td></td><td></td><td>CHAIR</td><td>-0:7>0</td><td></td><td></td><td></td></t<>	DCH2EUN 15:0 -					CHAIR	-0:7>0			
Drubbit 31:16 CHOBIC	DCH2INT 31:16 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0							Ι	1	
DUTION 150 150 - - - CH3DIF <	DCH2NN 15:0 1 DCH2SSA 15:0			_				CHCCIE		
DcH2sAs 31:16 CHSA-31:0- DcH2b2h 31:16	DCH2SSA DCH2DSA DCH2SSIZ DCH2DSIZ DCH22STR	1	1				CHBCIF	CHCCIF		
DcH2DSA 31:16 CHDSA:31:0 DcH2SSIZ 51:0 CHDSIZ:15:0 DcH2SPIT 51:0 CHDSIZ:15:0 DcH2SDIX 51:0 CHDSIZ:15:0	DCH2DSA DCH2SSIZ DCH2DSIZ DCH2DSIZ		CHSSA	<31:0>						
DcH2SN2 31:16 <td>DCH2SSIZ DCH2DSIZ DCH2DSIZ</td> <td></td> <td>CHDSA</td> <td><31:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	DCH2SSIZ DCH2DSIZ DCH2DSIZ		CHDSA	<31:0>						
Diffection End Size (5:0) CHSSIZ<(5:0) Diffection 31:16 -	DCH2DSIZ		I	1		Ι	I	I		
DcH2DSIZ 31:16 - <t< td=""><td>DCH2DSIZ DCH2SPTR</td><td></td><td>CHSSIZ</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	DCH2DSIZ DCH2SPTR		CHSSIZ	<15:0>						
DCH2DTIL 15.0 CHDSIZ<15:0> DCH2SPTR 31:16 - <	DCH2SPTR						Ι			—
DCH2SPTR 31:16 - <t< td=""><td>DCH2SPTR</td><td></td><td>CHDSIZ</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	DCH2SPTR		CHDSIZ	<15:0>						
DCH20FTR 15:0 CHSPTR<15:0> DCH2DPTR 31:16 -				I			I	1	1	I
DCH2DPTR 31:16 -			CHSPTR	<15:0>	-				-	
DCH2CSIZ 15:0 CHDPTR<15:0> CHDPTR<15:0> CHDPTR<15:0> CHDPTR<15:0> CHDPTR<15:0> CH2CSIZ 116							Ι	1	I	
DCH2CSIZ 31:16			CHDPTR	<15:0>						
DCH2CSIZ 15:0 CHCSIZ<15:0>							Ι	Ι	1	
			CHCSIZ	<15:0>						

DS60001185H-page 98

TABLE	LE 10-3:		AHD AN	NNEL 0	THROU	DMA CHANNEL 0 THROUGH CH	ANNEL	3 REGI	STER N	3 REGISTER MAP (CONTINUED)	INTINU	ED)							
		(Bits	ŝ								s
Virtual Addro (#_8878)	Register ^(†) əma	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəzəЯ IIA
0000		31:16			Ι			1	1			1					1	I	0000
3280	DCHZCFIK	15:0								CHCPTR<15:0>	<15:0>								0000
0000		31:16			Ι	Ι	Ι		Ι	Ι	Ι	Ι		Ι	Ι				0000
2230		15:0			Ι	Ι	Ι	Ι	Ι	Ι				CHPDAT<7:0>	\T<7:0>				0000
		31:16		I	Ι		I	I	I	I	I	I			Ι	I	I	I	0000
32AU		15:0	CHBUSY	Ι	Ι	1	1	I	1	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	Ι	CHEDET	CHPRI<1:0>		0000
0000		31:16	Ι	Ι	Ι		Ι	Ι	Ι	Ι				CHAIRQ<7:0>	Q<7:0>				00FF
0020		15:0				CHSIRO	2<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	Ι	1	Ι	FFF8
0000		31:16				Ι	Ι		Ι		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
32.00		15:0		Ι	Ι	Ι	Ι	I	Ι	Ι	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16 15:0								CHSSA<31:0>	<31:0>								0000
32E0	DCH3DSA	31:16 15:0								CHDSA<31:0>	<31:0>								0000
0000		31:16	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι	Ι			Ι		Ι		0000
2210		15:0								CHSSIZ<15:0>	<15:0>								0000
3300	DCH3DSIZ	31:16			Ι									Ι	Ι		1		0000
		15:0								CHDSIZ<15:0>	<15:0>								0000
3310	DCH3SPTR	05	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
2										CHSPTR<15:0>	<15:0>								0000
3320	DCH3DPTR		I	I	I	I	I	I	I			I	I	I	I	I	I	I	0000
		15:0								CHDP1K<15:0>	<15:0>								0000
3330	DCH3CSIZ	1	I	I	I	I	I	I	I			I	I	Ι	I	I	I	I	0000
		15:0								CHCSIZ<15:0>	<15:0>								0000
3340	DCH3CPTR	05	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
2		15:0								CHCPTR<15:0>	R<15:0>								0000
3350		31:16					Ι		Ι		Ι	Ι						Ι	0000
2000		15:0					I		I					CHPDAT<7:0>	VT<7:0>				0000
Legend: Note 1:		inknown gisters ii	x = unknown value on Reset; All registers in this table have	teset; — = ι have corre	unimplemen sponding CI	x = unknown value on Reset; — = unimplemented, read as All registers in this table have corresponding CLR, SET and		'0'. Reset values are shown in hexadecimal INV registers at their virtual addresses, plus	shown in hé virtual addr	exadecimal. esses, plus	offsets of 0	1x4, 0x8 and	1 0xC, resp	ectively. Se	'0'. Reset values are shown in hexadecimal. INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	2.2 "CLR, S	ET, and IN	/ Registers	s" for
	more	more information.	ation.																

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 99

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	—	_	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	—	-	_	_	_	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—	—	SUSPEND	DMABUSY ⁽¹⁾	_	_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_		_	_	_

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** DMA On bit⁽¹⁾
 - 1 = DMA module is enabled
 - 0 = DMA module is disabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12 SUSPEND: DMA Suspend bit
 - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus0 = DMA operates normally
- bit 11 DMABUSY: DMA Module Busy bit⁽¹⁾
 - 1 = DMA module is active
 - 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	—		—	—	_	—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	-	—	—	_	—	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	_	—	—	_	—	—
7.0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
7:0		_	_	_	RDWR	[DMACH<2:0>	•

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 **RDWR:** Read/Write Status bit 1 = Last DMA bus access was a read 0 = Last DMA bus access was a write

bit 2-0 **DMACH<2:0>:** DMA Channel bits These bits contain the value of the most recent active DMA channel.

REGISTER 10-3: DMAADDR: DMA ADDRESS REGISTER

		1						1
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24				DMAADDF	₹<31:24>			
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				DMAADDF	?<23:16>			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				DMAADDI	R<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				DMAADD	R<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access.

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
31:24	—	—	BYTC	<1:0>	WBO ⁽¹⁾	_	_	BITO ⁽¹⁾
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	_	—	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—			PLEN<4:0>		
7.0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	CRCEN	CRCAPP ⁽¹⁾	CRCTYP		—	(CRCCH<2:0>	

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 Unimplemented: Read as '0'

- bit 29-28 BYTO<1:0>: CRC Byte Order Selection bits
 - 11 = Endian byte swap on half-word boundaries (i.e., source half-word order with reverse source byte order per half-word)
 - 10 = Swap half-words on word boundaries (i.e., reverse source half-word order with source byte order per half-word)
 - 01 = Endian byte swap on word boundaries (i.e., reverse source byte order)
 - 00 = No swapping (i.e., source byte order)
- bit 27 WBO: CRC Write Byte Order Selection bit⁽¹⁾
 - 1 = Source data is written to the destination re-ordered as defined by BYTO<1:0>
 - 0 = Source data is written to the destination unaltered
- bit 26-25 Unimplemented: Read as '0'
- bit 24 **BITO:** CRC Bit Order Selection bit⁽¹⁾

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode):

- 1 = The IP header checksum is calculated Least Significant bit (LSb) first (i.e., reflected)
- 0 = The IP header checksum is calculated Most Significant bit (MSb) first (i.e., not reflected)

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = The LFSR CRC is calculated Least Significant bit first (i.e., reflected)
- 0 = The LFSR CRC is calculated Most Significant bit first (i.e., not reflected)
- bit 23-13 Unimplemented: Read as '0'
- bit 12-8 PLEN<4:0>: Polynomial Length bits⁽¹⁾

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): These bits are unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Denotes the length of the polynomial -1.

- bit 7 CRCEN: CRC Enable bit
 - 1 = CRC module is enabled and channel transfers are routed through the CRC module
 - 0 = CRC module is disabled and channel transfers proceed normally
- Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

DS60001185H-page 102

REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 **CRCAPP:** CRC Append Mode bit⁽¹⁾
 - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
 - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
 - 1 = The CRC module will calculate an IP header checksum
 - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 Unimplemented: Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
 - 111 = CRC is assigned to Channel 7
 - 110 = CRC is assigned to Channel 6
 - 101 = CRC is assigned to Channel 5
 - 100 = CRC is assigned to Channel 4
 - 011 = CRC is assigned to Channel 3
 - 010 = CRC is assigned to Channel 2
 - 001 = CRC is assigned to Channel 1
 - 000 = CRC is assigned to Channel 0
- **Note 1:** When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24		•	•	DCRCDAT	A<31:24>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				DCRCDAT	A<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DCRCDAT	A<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				DCRCDA	TA<7:0>			

REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

Legend:

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

<u>When CRCTYP (DCRCCON<15>) = 0</u> (CRC module is in LFSR mode): Bits greater than PLEN will return '0' on any read.

REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Dit	Dit	Dit	Bit	D:4	D:4	Dit	D:4	Dit	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	ыц 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				DCRCXOF	₹<31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16				DCRCXOF	₹<23:16>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8				DCRCXO	R<15:8>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	DCRCXOR<7:0>								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

<u>When CRCTYP (DCRCCON<15>) = 1</u> (CRC module is in IP Header mode): This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

DS60001185H-page 104

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	—	-	-	_		-	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	-	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
15:8	CHBUSY	—	_	-	—	_	_	CHCHNS ⁽¹⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R/W-0
7:0	CHEN ⁽²⁾	CHAED	CHCHN	CHAEN	—	CHEDET	CHPF	RI<1:0>

REGISTER 10-7: DCHxCON: DMA CHANNEL 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

hit 21 16	Unimplemented, Deed ec. (c)
	Unimplemented: Read as '0'
bit 15	CHBUSY: Channel Busy bit
	1 = Channel is active or has been enabled
	0 = Channel is inactive or has been disabled
bit 14-9	Unimplemented: Read as '0'
bit 8	CHCHNS: Chain Channel Selection bit ⁽¹⁾
	 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete) 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)
bit 7	CHEN: Channel Enable bit ⁽²⁾
	1 = Channel is enabled
	0 = Channel is disabled
bit 6	CHAED: Channel Allow Events If Disabled bit
	1 = Channel start/abort events will be registered, even if the channel is disabled
	0 = Channel start/abort events will be ignored if the channel is disabled
bit	CHCHN: Channel Chain Enable bit
	1 = Allow channel to be chained
	0 = Do not allow channel to be chained
bit 4	CHAEN: Channel Automatic Enable bit
	 1 = Channel is continuously enabled, and not automatically disabled after a block transfer is complete 0 = Channel is disabled on block transfer complete
bit 3	Unimplemented: Read as '0'
bit 2	CHEDET: Channel Event Detected bit
	1 = An event has been detected
	0 = No events have been detected
bit 1-0	CHPRI<1:0>: Channel Priority bits
	11 = Channel has priority 3 (highest)10 = Channel has priority 2

- 01 = Channel has priority 1
- 00 = Channel has priority 0
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	—	—	—	_	_	—
22.16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
23:16				CHAIRQ•	<7:0> ⁽¹⁾			
15.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
15:8	CHSIRQ<7:0> ⁽¹⁾							
7.0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
7:0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN		—	—

REGISTER 10-8: DCHxECON: DMA CHANNEL 'x' EVENT CONTROL REGISTER

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16	CHAIRQ<7:0>: Channel Transfer Abort IRQ bits ⁽¹⁾
	11111111 = Interrupt 255 will abort any transfers in progress and set CHAIF flag
	•
	•
	•
	00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag
bit 15-8	CHSIRQ<7:0>: Channel Transfer Start IRQ bits ⁽¹⁾
	11111111 = Interrupt 255 will initiate a DMA transfer
	•
	•
	• 00000001 = Interrupt 1 will initiate a DMA transfer
	00000000 = Interrupt 0 will initiate a DMA transfer
bit 7	CFORCE: DMA Forced Transfer bit
bit i	1 = A DMA transfer is forced to begin when this bit is written to a '1'
	0 = This bit always reads '0'
bit 6	CABORT: DMA Abort Transfer bit
	1 = A DMA transfer is aborted when this bit is written to a '1'
	0 = This bit always reads '0'
bit 5	PATEN: Channel Pattern Match Abort Enable bit
	1 = Abort transfer and clear CHEN on pattern match
	0 = Pattern match is disabled
bit 4	SIRQEN: Channel Start IRQ Enable bit
	1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs
	0 = Interrupt number CHSIRQ is ignored and does not start a transfer
bit 3	AIRQEN: Channel Abort IRQ Enable bit
	 1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs 0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer

bit 2-0 Unimplemented: Read as '0'

Note 1: See Table 7-1: "Interrupt IRQ, Vector and Bit Location" for the list of available interrupt IRQ sources.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	-	—	_	-	-
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	-	—	_	-	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

	Unimplemented. Nead as 0
bit 23	CHSDIE: Channel Source Done Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 22	CHSHIE: Channel Source Half Empty Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 21	CHDDIE: Channel Destination Done Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 20	CHDHIE: Channel Destination Half Full Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 19	CHBCIE: Channel Block Transfer Complete Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 18	CHCCIE: Channel Cell Transfer Complete Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 17	CHTAIE: Channel Transfer Abort Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 16	CHERIE: Channel Address Error Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 15-8	Unimplemented: Read as '0'
bit 7	CHSDIF: Channel Source Done Interrupt Flag bit
	1 = Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)0 = No interrupt is pending
bit 6	CHSHIF: Channel Source Half Empty Interrupt Flag bit
	1 = Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)
	0 = No interrupt is pending
bit 5	CHDDIF: Channel Destination Done Interrupt Flag bit
	1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
	0 = No interrupt is pending

© 2012-2019 Microchip Technology Inc.

REGISTER 10-9: DCHxINT: DMA CHANNEL 'x' INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 4 CHDHIF: Channel Destination Half Full Interrupt Flag bit
 - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
 - 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
 - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
 - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
 - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
 - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
 - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
 - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
 - 1 = A channel address error has been detected
 - Either the source or the destination address is invalid.
 - 0 = No interrupt is pending

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	CHSSA<31:24>								
00-10	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	CHSSA<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHSSA<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CHSSA	<7:0>				

REGISTER 10-10: DCHxSSA: DMA CHANNEL 'x' SOURCE START ADDRESS REGISTER

Legend:

Legenu.					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address.

Note: This must be the physical address of the source.

REGISTER 10-11: DCHxDSA: DMA CHANNEL 'x' DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				CHDSA<	:31:24>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	CHDSA<23:16>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHDSA<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				CHDSA	<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 **CHDSA<31:0>:** Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

© 2012-2019 Microchip Technology Inc.

Γ.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	_	_	_	_	_	_	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—		—	_	—	—	—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	CHSSIZ<15:8>									
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	CHSSIZ<7:0>									

REGISTER 10-12: DCHxSSIZ: DMA CHANNEL 'x' SOURCE SIZE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits 11111111111111 = 65,535 byte source size

REGISTER 10-13: DCHxDSIZ: DMA CHANNEL 'x' DESTINATION SIZE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		_	_		_	_	_	_	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—	_	—	_	—	-	—	
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10.0	CHDSIZ<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	CHDSIZ<7:0>								

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDSIZ<15:0>: Channel Destination Size bits 1111111111111111 = 65,535 byte destination size

DS60001185H-page 110

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24		_		_	_	_	_	—	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10		_		_	_	_		—	
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	CHSPTR<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	CHSPTR<7:0>								

REGISTER 10-14: DCHxSPTR: DMA CHANNEL 'x' SOURCE POINTER REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits 11111111111111 = Points to byte 65,535 of the source

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

REGISTER 10-15: DCHxDPTR: DMA CHANNEL 'x' DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24			_	_	—	_		—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—	_	_	—		_	_	
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	CHDPTR<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0				CHDPTF	R<7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	-	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—		—	_	—	_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHCSIZ	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHCSIZ	<7:0>			

REGISTER 10-16: DCHxCSIZ: DMA CHANNEL 'x' CELL-SIZE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

1111111111111111 = 65,535 bytes transferred on an event

REGISTER 10-17: DCHxCPTR: DMA CHANNEL 'x' CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	_	—	_	—	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				CHCPTR	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				CHCPTF	R<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCPTR<7:0>: Channel Cell Progress Pointer bits

111111111111111 = 65,535 bytes have been transferred since the last event

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

DS60001185H-page 112

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	-	-	—	_	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—		-	—	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDAT	[<7:0>			

REGISTER 10-18: DCHxDAT: DMA CHANNEL 'x' PATTERN DATA REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **CHPDAT<7:0>:** Channel Data Register bits <u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

© 2012-2019 Microchip Technology Inc.

NOTES:

11.0 USB ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS60001126), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module. The PIC32 USB module includes the following features:

- · USB full-speed support for host and device
- Low-speed host support
- USB OTG support
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- · Integrated DMA to access system RAM and Flash
- Note: The implementation and use of the USB specifications, and other third party specifications or technologies. mav require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying applicable any licensing obligations.

^{© 2012-2019} Microchip Technology Inc.




FIGURE 11-1: PIC32MX430/450/470 USB INTERFACE DIAGRAM

DS60001185H-page 116

TAB	TABLE 11-1:	USE	USB REGI	GISTER MAP	MAP											
SSƏ		(Bits	ts				
Virtual Addr (8E88_#)	Register Name ⁽¹⁾	egnsA ji8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2
0101		31:16		I							Ι	Ι	Ι	I	I	I
0400	חוסופוצים	15:0		I	Ι		I				IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF
		31:16	I			Ι		1	1		Ι	Ι		I	I	I
nene	סוסופוב	15:0			I	1		1	1	I	IDIE	T1MSECIE	T1MSECIE LSTATEIE	ACTVIE	SESVDIE	SESVDIE SESENDIE
	1110±05±0±(3)	, 31:16	I	I	Ι	I		I		I	I			1	Ι	I
nanc		15:0									D	Ι	LSTATE	I	SESVD	SESEND
1010		31:16									Ι	Ι		I	I	I
n/nc	U.I.O.I.GCON	15:0									DPPULUP		DMPULUP DPPULDWN DMPULDWN VBUSON	DMPULDWN	VBUSON	OTGEN
0001		31:16	I			Ι		1	1		Ι	Ι		I	I	I
2000		15:0				1		1			UACTPND ⁽⁴⁾		1	USLPGRD	USBBUSY	1
		31:16	Ι			Ι				Ι	Ι	Ι	Ι	I	I	I
5200	U1IR ⁽²⁾	15:0	Ι	Ι	Ι	I	Ι	Ι	—	Ι	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF
		31:16		I	I	I	I	I	I		Ι	Ι	I	I	I	I
5210	U1IE	15:0	Ι	I	Ι		I	—	—	Ι	STALLIE	ATTACHIE	ATTACHIE RESUMEIE	IDLEIE	TRNIE	SOFIE
		31:16		1	Ι	1		1	1		-		Ι	Ι	Ι	I
5220	U1EIR ⁽²⁾	15:0		I	I		I				BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF
		31:16			Ι						-		1	Ι	Ι	I
5230	U1EIE	15:0		I	I						BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE
5010	111 CTAT(3)	31:16				1		1			Ι	Ι		I	I	I
0470		15:0				Ι						ENDF	ENDPT<3:0>		DIR	PPBI
		31:16	Ι							Ι	Ι					I
5250	U1CON	15:0		Ι		l	I				JSTATE	SEO	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME
EJED		31:16			I							Ι		I		
2200		15:0									LSPDEN			DE	DEVADDR<6:0>	Δ

PIDEE

CRC5EE

EOFEE

0000 0000 0000 0000 0000 0000

I

I

T

USBEN SOFEN

PPBRST

L

L

Т

BDTPTRL<15:9> T

T

I

T 1

I

I

I

I

I

31:16 15:0

U1BDTP1

5270

15:0

LSPDEN

I I

DEVADDR<6:0> I

0000 0000

URSTIE

UERRIE

DETACHIE

0000

DETACHIF

0000

URSTIF

UERRIF

0000

USBPWR

JSUSPEND

0000

VBUSVDIE

0000

I

0000

VBUSVD

0000 0000 0000 0000

VBUSDIS

VBUSCHG

0000

0000

VBUSVDIF

I 1 L T

Т

0000

etsea IIA

16/0

17/1

0000

PIDEF

CRC5EF

EOFEF

0000 0000 0000 0000 0000

0000

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 117

÷ Legend: Note 1:

With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. This register does not have associated SET and INV registers.

 ${f x}$ = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register does not have associated CLR, SET and INV registers. Reset value for this bit is undefined.

<u>к</u> к 4

Control Registers

11.1

	Number Number<																		
3013 3014 2014 <th< th=""><th>39/13 20/14 20/14 20/14 20/14 20/14 20/14 20/14 10/14 <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Bil</th><th>ts</th><th></th><th></th><th></th><th></th><th></th><th></th><th>S</th></th<></th></th<>	39/13 20/14 20/14 20/14 20/14 20/14 20/14 20/14 10/14 <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Bil</th><th>ts</th><th></th><th></th><th></th><th></th><th></th><th></th><th>S</th></th<>										Bil	ts							S
Indext Index Index Index <th>Image: 1 Image: 1</th> <th>:1:16 15:0</th> <th>31/15</th> <th>30/14</th> <th>29/13</th> <th>28/12</th> <th>27/11</th> <th>26/10</th> <th>25/9</th> <th>24/8</th> <th>23/7</th> <th>22/6</th> <th>21/5</th> <th>20/4</th> <th>19/3</th> <th>18/2</th> <th>17/1</th> <th>16/0</th> <th>stəzəЯ IIA</th>	Image: 1	:1:16 15:0	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəzəЯ IIA
Indext Index Index Index <td>Indext Indext Index Index Index<td>15:0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>I</td><td>Ι</td><td>I</td><td> </td><td>Ι</td><td>I</td><td>I</td><td>I</td><td>0000</td></td>	Indext Index Index Index <td>15:0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>I</td> <td>Ι</td> <td>I</td> <td> </td> <td>Ι</td> <td>I</td> <td>I</td> <td>I</td> <td>0000</td>	15:0	1	1	1	1	1	1	1	1	I	Ι	I		Ι	I	I	I	0000
III III III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Indext Index Index Index <td></td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td>FRML</td> <td>-2:0></td> <td></td> <td></td> <td></td> <td>0000</td>			1	1	1	1	1	1	1				FRML	-2:0>				0000
1 1	Independent	31:16		1	1	1	1	1	1	1	I	I	I	1	Ι	Ι	1	Ι	0000
	Indication Indicat	15:0			1	1		1	1	1	I	I	I	1	1		FRMH<2:0>		0000
1 1	Index Index <th< td=""><td>31:16</td><td> </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td><td>1</td><td>Ι</td><td>Ι</td><td>1</td><td>Ι</td><td>0000</td></th<>	31:16		1	1	1	1	1	1	1	I	I	I	1	Ι	Ι	1	Ι	0000
1 1	Image: construction in the state of the state o	15:0		1	1	1	1	1	1	1		DID	<3:0>			EP	<3:0>		0000
1 1 1 1 1 0	Image: line	31:16		1			1	1			Ι	I	Ι		Ι	Ι	I	Ι	0000
1 1	1 1	15:0			1	1	1	1	1					CNT	<0>				0000
1 1	International Interna International International<	31:16									I	I	I		Ι	I		I	0000
1 1	Indext Index Index Index <td>15:0</td> <td> </td> <td> </td> <td>1</td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td></td> <td></td> <td></td> <td>BDTPTRH</td> <td><23:16></td> <td></td> <td></td> <td></td> <td>0000</td>	15:0			1		1	1	1	1				BDTPTRH	<23:16>				0000
1 1	International BDTPTRUG31:245 International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International International Interna International International <td>31:16</td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td>I</td> <td>0000</td>	31:16		1	1	1	1	1	1		I	I	I		I	I	I	I	0000
···· ····· ····· ····· ·····		15:0	1	1	1		1	1	1	1				BDTPTRU	<31:24>				0000
··· ···· ···· ··· ··· </td <td> UNEVE UOEMON USBIDL UASUSPID UASUSPID </td> <td>31:16</td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>I</td> <td>0000</td>	UNEVE UOEMON USBIDL UASUSPID UASUSPID	31:16		1	1	1	1	1	1		I	I	I		Ι	Ι	I	I	0000
Image: bold in the image in the image. Image in the image. Image in the image in the image in the image in the image. Image in the image in the image in the image. Image in the image in the image in the image. Image in the image in the image in the image. Image in the image in the image in the image. Image in the image in the image in the image. Image	Image: construct of the construct	15:0				1	1				UTEYE	NOEMON	I	USBSIDL	Ι	Ι	Ι	UASUSPND	
··· ··· <td>··· ··· ··· ··· LSPD RETRYDIS ··· EPTXEN EPTXEN EPTXEN EPTXAL EPHSHK ···</td> <td>31:16</td> <td> </td> <td>1</td> <td>1</td> <td> </td> <td>1</td> <td> </td> <td>1</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td> </td> <td>I</td> <td>0000</td>	··· ··· ··· ··· LSPD RETRYDIS ··· EPTXEN EPTXEN EPTXEN EPTXAL EPHSHK ···	31:16		1	1		1		1	1	I	I	I	1	1	I		I	0000
··· ···· ··· ··· ··· <td>Image: Description of the condition of the condit condition of the condition of the condition of the c</td> <td>15:0</td> <td> </td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>LSPD</td> <td>RETRYDIS</td> <td>I</td> <td>EPCONDIS</td> <td></td> <td>EPTXEN</td> <td>EPSTALL</td> <td>EPHSHK</td> <td>0000</td>	Image: Description of the condition of the condit condition of the condition of the condition of the c	15:0		1	1	1	1	1	1	1	LSPD	RETRYDIS	I	EPCONDIS		EPTXEN	EPSTALL	EPHSHK	0000
··· ···· ··· ··· ··· <td>··· ···· ···· ··· ···<!--</td--><td>31:16</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td> </td><td>Ι</td><td> </td><td> </td><td>—</td><td> </td><td>Ι</td><td>0000</td></td>	··· ···· ···· ··· ··· </td <td>31:16</td> <td> </td> <td>Ι</td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td>—</td> <td> </td> <td>Ι</td> <td>0000</td>	31:16									Ι		Ι			—		Ι	0000
··· ··· <td>u u</td> <td>15:0</td> <td> </td> <td>Ι</td> <td> </td> <td>Ι</td> <td>EPCONDIS</td> <td>EPRXEN</td> <td>EPTXEN</td> <td>EPSTALL</td> <td>EPHSHK</td> <td>0000</td>	u u	15:0									Ι		Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
··· ···· ··· ··· ··· <td>··· ···· ··· ··· ··· ··· ··· ··· ··· ··· ···< ···<<td>31:16</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td> </td><td>Ι</td><td></td><td> </td><td>—</td><td>I</td><td>Ι</td><td>0000</td></td>	··· ···· ··· ··· ··· ··· ··· ··· ··· ··· ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< ···< <td>31:16</td> <td> </td> <td>I</td> <td> </td> <td>Ι</td> <td></td> <td> </td> <td>—</td> <td>I</td> <td>Ι</td> <td>0000</td>	31:16									I		Ι			—	I	Ι	0000
··· ··· <td> </td> <td>15:0</td> <td>1</td> <td>1</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>1</td> <td>I</td> <td> </td> <td>Ι</td> <td>EPCONDIS</td> <td>EPRXEN</td> <td>EPTXEN</td> <td>EPSTALL</td> <td>EPHSHK</td> <td>0000</td>		15:0	1	1						1	I		Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
EPCONDIS EPTXEN EPTXEN EPTALL EPHXHK	EPCONDIS EPTXEN EPTXEN EPTXALL EPHXHK	31:16		1	1	1	1	1	1	1	I	I	I		1	I	I	I	0000
		15:0		1	1	1	1	1	1	1	I	I	I	EPCONDIS		EPTXEN	EPSTALL	EPHSHK	0000
EPCONDIS EPTXEN EPTXEN EPTALL EPHXHX	EPCONDIS EPTXEN EPTX	31:16		1	Ι				1	1	Ι	Ι	Ι	Ι		Ι	Ι	Ι	0000
	-	15:0			Ι						Ι	Ι	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
EPCONDIS EPTXEN EPTALL EPHXHK <td> EPTXEN EPTXEN<td>31:16</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td> </td><td>Ι</td><td>Ι</td><td>Ι</td><td> </td><td>Ι</td><td>Ι</td><td> </td><td>Ι</td><td>0000</td></td>	EPTXEN EPTXEN <td>31:16</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>I</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>0000</td>	31:16							I		Ι	Ι	Ι		Ι	Ι		Ι	0000
		15:0			Ι						Ι	Ι	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
EPCONDIS EPTXEN EPTALL EPHXHK	EPCONDIS EPTXEN EPTXEN EPTXALL EPTAHL	31:16									I		Ι			—	I	Ι	0000
Image: Construction of the state indicating the state indindindicating the state indicating the state in	<td< td=""><td>15:0</td><td> </td><td> </td><td>1</td><td> </td><td> </td><td> </td><td> </td><td> </td><td>I</td><td>Ι</td><td>Ι</td><td>EPCONDIS</td><td></td><td>EPTXEN</td><td>EPSTALL</td><td>EPHSHK</td><td>0000</td></td<>	15:0			1						I	Ι	Ι	EPCONDIS		EPTXEN	EPSTALL	EPHSHK	0000
EPCONDIS EPTXEN EPTALL EPHSHK	EPTXEN EPTXEN EPTXALL EPHSHK	31:16		1		Ι	1	1	1		I	Ι	Ι		Ι	Ι	Ι	Ι	0000
- - <td> <</td> <td>15:0</td> <td> </td> <td> </td> <td> </td> <td>1</td> <td> </td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td> </td> <td>Ι</td> <td>EPCONDIS</td> <td>EPRXEN</td> <td>EPTXEN</td> <td>EPSTALL</td> <td>EPHSHK</td> <td>0000</td>	<	15:0				1					Ι		Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
	- - - - - - EPCONDIS EPTXEN EPTXEN EPTXEN EPTXEN EPTXEN EPTXEN EPXXEN <	31:16			Ι						Ι	Ι	Ι			-		Ι	0000
	cnown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	15:0					1			1	I		I	EPCONDIS		EPTXEN	EPSTALL	EPHSHK	0000
With the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SE1 and INV registers at its virtual address, plus an offset of UX4, UX8 and UXC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.		gister does	not hav	e associa	ted SET	and INV re	egisters.												
with the exception of those noted, all registers in this table (except as noted) have corresponding CLR, SE1 and INV registers at its virtual address, plus an offset of UX4, UX8 and UXC respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. This register does not have associated SET and INV registers.	gister does not have associated SET and INV registers.	This register does not have associal	i not hav	e associa	ted CLR,	SET and	INV regist	ers.											

DS60001185H-page 118

TABLE	TABLE 11-1:	USB	REG!	STER	MAP ((USB REGISTER MAP (CONTINUED)	NUED)	_											
		(Bits	s							s
Virtual Addr (#_8878)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəsəЯ IIA
0002		31:16	1	1	1	1	1	1	1	1	1	1	Ι	I	1		I	1	0000
0850	0 IEF8	15:0	1	Ι	1	1	I	1		1	I	I	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
0 4 0 2		31:16		I	I	Ι	I	I			I	Ι	Ι	Ι	Ι	I			0000
NACC		15:0		Ι	Ι	Ι		I			I		Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
6200	111011	31:16			Ι	Ι				Ι	I	I	Ι		Ι	Ι	I	I	0000
		15:0			Ι	Ι					I		Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
2000	1115010	31:16			Ι	Ι				Ι	I	I	Ι	Ι	Ι	Ι	I	I	0000
0000		15:0			Ι	Ι				Ι	I	I	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5300	1115013	31:16											Ι					I	0000
		15:0										I	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
E2E0	1115017	31:16	Ι		Ι	Ι	Ι					1	Ι	Ι	Ι		Ι	1	0000
2250	+ L L L L L L	15:0				Ι						I	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
0103	111015	31:16	I		Ι	Ι	Ι	I			I	1	Ι		Ι	I			0000
0.100		15:0									I	Ι	Ι	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
Legend: Note 1:		except.	alue on Ré ion of tho:	set; — = se noted,	unimplerr all registe	x = unknown value on Reset; — = unimplemented, read as ' With the exception of those noted, all registers in this table (€ Section 12.2 "CLR_SET and INV Registers" for more inform	ad as '0'. Re: table (except	Reset valt ept as not	es are sr ed) have (0'. Reset values are shown in hexadecimal except as noted) have corresponding CLR, mation	xadecimal. ding CLR, SE	ET and INV r	egisters at it:	0'. Reset values are shown in hexadecimal. except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See	ss, plus an e	offset of 0x4	, 0x8 and 0x(C respectively	. See

Section 12.2 "CLR, SET, and INV Registers" for more information. This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. Reset value for this bit is undefined. <u>кі қ.</u>

PIC32MX330/350/370/430/450/470

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_			—	—		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	-	—	_	_	—	—		—
7.0	R/WC-0, HS	U-0	R/WC-0, HS					
7:0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF

REGISTER 11-1: U10TGIR: USB OTG INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	HS = Hardware Settable b	pit
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 IDIF: ID State Change Indicator bit
 - 1 = Change in ID state is detected
 - 0 = No change in ID state is detected
- bit 6 T1MSECIF: 1 Millisecond Timer bit
 - 1 = 1 millisecond timer has expired
 - 0 = 1 millisecond timer has not expired
- bit 5 LSTATEIF: Line State Stable Indicator bit
 - 1 = USB line state has been stable for 1millisecond, but different from last time
 - 0 = USB line state has not been stable for 1 millisecond
- bit 4 ACTVIF: Bus Activity Indicator bit
 - 1 = Activity on the D+, D-, ID or VBUS pins has caused the device to wake-up
 - 0 = Activity has not been detected
- bit 3 SESVDIF: Session Valid Change Indicator bit
 - 1 = VBUS voltage has dropped below the session end level
 - 0 = VBUS voltage has not dropped below the session end level
- bit 2 SESENDIF: B-Device VBUS Change Indicator bit
 - 1 = A change on the session end input was detected
 - 0 = No change on the session end input was detected
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIF: A-Device VBUS Change Indicator bit
 - 1 = Change on the session valid input is detected
 - 0 = No change on the session valid input is detected

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_		-	-	_	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	-	—	—	-	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	—	_			—		—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE

REGISTER 11-2: U10TGIE: USB OTG INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	Readable bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **IDIE:** ID Interrupt Enable bit
 - 1 = ID interrupt is enabled
 - 0 = ID interrupt is disabled
- bit 6 **T1MSECIE:** 1 Millisecond Timer Interrupt Enable bit
 - 1 = 1 millisecond timer interrupt is enabled
 - 0 = 1 millisecond timer interrupt is disabled
- bit 5 LSTATEIE: Line State Interrupt Enable bit
 - 1 = Line state interrupt is enabled
 - 0 = Line state interrupt is disabled
- bit 4 ACTVIE: Bus Activity Interrupt Enable bit
 - 1 = ACTIVITY interrupt is enabled
 - 0 = ACTIVITY interrupt is disabled
- bit 3 SESVDIE: Session Valid Interrupt Enable bit
 - 1 = Session valid interrupt is enabled
 - 0 = Session valid interrupt is disabled
- bit 2 SESENDIE: B-Session End Interrupt Enable bit
 - 1 = B-session end interrupt is enabled
 - 0 = B-session end interrupt is disabled
- bit 1 Unimplemented: Read as '0'
- bit 0 VBUSVDIE: A-VBUS Valid Interrupt Enable bit
 - 1 = A-VBUS valid interrupt is enabled
 - 0 = A-VBUS valid interrupt is disabled

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_		_	_	—	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_	_	-	-	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—	—			—	—	—
7.0	R-0	U-0	R-0	U-0	R-0	R-0	U-0	R-0
7:0	ID		LSTATE		SESVD	SESEND	_	VBUSVD

REGISTER 11-3: U1OTGSTAT: USB OTG STATUS REGISTER

Legend:

Logona.							
R = Readable bit	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31-8 Unimplemented: Read as '0'

- bit 7 ID: ID Pin State Indicator bit
 - 1 = No cable is attached or a Type-B cable has been plugged into the USB receptacle
 0 = A Type-A cable has been plugged into the USB receptacle
- bit 6 **Unimplemented:** Read as '0'
- bit 5 **LSTATE:** Line State Stable Indicator bit
 - 1 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has been stable for the previous 1 ms
 - 0 = USB line state (U1CON<SE0> and U1CON<JSTATE>) has not been stable for the previous 1 ms

bit 4 Unimplemented: Read as '0'

- bit 3 SESVD: Session Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A or B device
 - 0 = VBUS voltage is below Session Valid on the A or B device

bit 2 SESEND: B-Device Session End Indicator bit

- 1 = VBUS voltage is below Session Valid on the B device
- 0 = VBUS voltage is above Session Valid on the B device

bit 1 Unimplemented: Read as '0'

- bit 0 VBUSVD: A-Device VBUS Valid Indicator bit
 - 1 = VBUS voltage is above Session Valid on the A device
 - 0 = VBUS voltage is below Session Valid on the A device

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		-		_		-	_	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		-		_		-	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	_	—	_			_	—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS

REGISTER 11-4: U10TGCON: USB OTG CONTROL REGISTER

Legend:

•						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x	: = Bit is unknown			

bit 31-8 Unimplemented: Read as '0'

bit 7	DPPULUP: D+ Pull-Up Enable bit
	 1 = D+ data line pull-up resistor is enabled 0 = D+ data line pull-up resistor is disabled
bit 6	DMPULUP: D- Pull-Up Enable bit
	 1 = D- data line pull-up resistor is enabled 0 = D- data line pull-up resistor is disabled
bit 5	DPPULDWN: D+ Pull-Down Enable bit
	 1 = D+ data line pull-down resistor is enabled 0 = D+ data line pull-down resistor is disabled
bit 4	DMPULDWN: D- Pull-Down Enable bit
	 1 = D- data line pull-down resistor is enabled 0 = D- data line pull-down resistor is disabled
bit 3	VBUSON: VBUS Power-on bit
	1 = VBUS line is powered0 = VBUS line is not powered
bit 2	OTGEN: OTG Functionality Enable bit
	 1 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under software control 0 = DPPULUP, DMPULUP, DPPULDWN and DMPULDWN bits are under USB hardware control
bit 1	VBUSCHG: VBUS Charge Enable bit
	 1 = VBUS line is charged through a pull-up resistor 0 = VBUS line is not charged through a resistor
bit 0	VBUSDIS: VBUS Discharge Enable bit
	1 = VBus line is discharaed through a pull-down resistor

- 1 = VBUS line is discharged through a pull-down resistor
- 0 = VBUS line is not discharged through a resistor

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_	—	—	_		—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	—	—	_		—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.0	_	_	—	—	_		—	—
7:0	R-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7.0	UACTPND	_	_	USLPGRD	USBBUSY ⁽¹⁾	_	USUSPEND	USBPWR

REGISTER 11-5: U1PWRC: USB POWER CONTROL REGISTER

Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 UACTPND: USB Activity Pending bit

- 1 = USB bus activity has been detected; but an interrupt is pending, it has not been generated yet
- 0 = An interrupt is not pending

bit 6-5 Unimplemented: Read as '0'

- bit 4 USLPGRD: USB Sleep Entry Guard bit
 - 1 = Sleep entry is blocked if USB bus activity is detected or if a notification is pending
 - 0 = USB module does not block Sleep entry

bit 3 USBBUSY: USB Module Busy bit⁽¹⁾

- 1 = USB module is active or disabled, but not ready to be enabled
- 0 = USB module is not active and is ready to be enabled
 - **Note:** When USBPWR = 0 and USBBUSY = 1, status from all other registers is invalid and writes to all USB module registers produce undefined results.

bit 2 Unimplemented: Read as '0'

bit 1 USUSPEND: USB Suspend Mode bit

- 1 = USB module is placed in Suspend mode
- (The 48 MHz USB clock will be gated off. The transceiver is placed in a low-power state.) 0 = USB module operates normally

bit 0 USBPWR: USB Operation Enable bit

- 1 = USB module is turned on
- 0 = USB module is disabled

(Outputs held inactive, device pins not used by USB, analog features are shut down to reduce power consumption.)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_			_	_	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—		_	—	_			—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	_	_	—	_	_	_	—
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R-0	R/WC-0, HS
7:0	STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	URSTIF ⁽⁵⁾
	O I ALLII			IDEEN		00111		DETACHIF ⁽⁶⁾

REGISTER 11-6: U1IR: USB INTERRUPT REGISTER

Legend: WC = Write '1' to		HS = Hardware Setta	ble bit
R = Readable bit	W = Writable bit	U = Unimplemented b	vit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7	 STALLIF: STALL Handshake Interrupt bit 1 = In Host mode, a STALL handshake was received during the handshake phase of the transaction In Device mode, a STALL handshake was transmitted during the handshake phase of the transaction
	0 = STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit ⁽¹⁾
2.1.0	1 = Peripheral attachment was detected by the USB module
	0 = Peripheral attachment was not detected
bit 5	RESUMEIF: Resume Interrupt bit ⁽²⁾
	1 = K-State is observed on the D+ or D- pin for 2.5 μ s
	0 = K-State is not observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	1 = Idle condition detected (constant Idle state of 3 ms or more)
	0 = No Idle condition detected
bit 3	TRNIF: Token Processing Complete Interrupt bit ⁽³⁾ 1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
	 0 = Processing of current token not complete
bit 2	SOFIF: SOF Token Interrupt bit
Dit 2	1 = SOF token received by the peripheral or the SOF threshold reached by the host
	0 = SOF token was not received nor threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
	1 = Unmasked error condition has occurred
	0 = Unmasked error condition has not occurred
bit 0	URSTIF: USB Reset Interrupt bit (Device mode) ⁽⁵⁾
	1 = Valid USB Reset has occurred
	0 = No USB Reset has occurred
bit 0	DETACHIF: USB Detach Interrupt bit (Host mode) ⁽⁶⁾
	 1 = Peripheral detachment was detected by the USB module 0 = Peripheral detachment was not detected
	0 - Penpheral detachment was not detected
Note	1: This bit is valid only if the HOSTEN bit is set (see Register 11-11), there is no activity on the USB for
	$2.5 \mu\text{s}$, and the current bus state is not SE0.
	2: When not in Suspend mode, this interrupt should be disabled.
	Clearing this bit will cause the STAT FIFO to advance.
	 Only error conditions enabled through the U1EIE register will set this bit.
	5: Device mode.

6: Host mode.

© 2012-2019 Microchip Technology Inc.

						<u>.</u>		<u>.</u>
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31:24	_	—	—	_	—	—	_	—
23:16	U-0	U-0						
23.10	-	—	—	-	—	—	—	—
15:8	U-0	U-0						
15.0	—	—	—	—	—	—	—	—
	R/W-0	R/W-0						
7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE ⁽¹⁾	URSTIE ⁽²⁾ DETACHIE ⁽³⁾

REGISTER 11-7: U1IE: USB INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

	•
bit 7	STALLIE: STALL Handshake Interrupt Enable bit
	1 = STALL interrupt is enabled
	0 = STALL interrupt is disabled
bit 6	ATTACHIE: ATTACH Interrupt Enable bit
	1 = ATTACH interrupt is enabled
	0 = ATTACH interrupt is disabled
bit 5	RESUMEIE: RESUME Interrupt Enable bit
	1 = RESUME interrupt is enabled
	0 = RESUME interrupt is disabled
bit 4	IDLEIE: Idle Detect Interrupt Enable bit
	1 = Idle interrupt is enabled
	0 = Idle interrupt is disabled
bit 3	TRNIE: Token Processing Complete Interrupt Enable bit
	1 = TRNIF interrupt is enabled
	0 = TRNIF interrupt is disabled
bit 2	SOFIE: SOF Token Interrupt Enable bit
	1 = SOFIF interrupt is enabled
	0 = SOFIF interrupt is disabled
bit 1	UERRIE: USB Error Interrupt Enable bit ⁽¹⁾
	1 = USB Error interrupt is enabled
	0 = USB Error interrupt is disabled
bit 0	URSTIE: USB Reset Interrupt Enable bit ⁽²⁾
	1 = URSTIF interrupt is enabled
	0 = URSTIF interrupt is disabled
	DETACHIE: USB Detach Interrupt Enable bit ⁽³⁾
	1 = DATTCHIF interrupt is enabled
	0 = DATTCHIF interrupt is disabled
N	
Note 1	: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

Device mode.
 Host mode.

DS60001185H-page 126

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	_	_	_	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	-	-	—	-	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	_	_			_		—	_
	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS	R/WC-0, HS
7:0	BTSEF BMXEF	BMXEE	DMAEF ⁽¹⁾	BTOEF ⁽²⁾	DFN8EF	CRC16EF	CRC5EF ⁽⁴⁾	PIDEF
		BIVIAEF DIMAEF	DIVER'	DENOEE	GRUIDEF	EOFEF ^(3,5)	PIDEF	

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

Legend:	WC = Write '1' to clear	clear HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **BTSEF:** Bit Stuff Error Flag bit
 - 1 = Packet is rejected due to bit stuff error
 - 0 = Packet is accepted
- bit 6 BMXEF: Bus Matrix Error Flag bit
 1 = The base address, of the BDT, or the address of an individual buffer pointed to by a BDT entry, is invalid.
 0 = No address error
- bit 5 DMAEF: DMA Error Flag bit⁽¹⁾ 1 = USB DMA error condition detected 0 = No DMA error
- bit 4 BTOEF: Bus Turnaround Time-Out Error Flag bit⁽²⁾
 - 1 = Bus turnaround time-out has occurred
 - 0 = No bus turnaround time-out
- bit 3 **DFN8EF:** Data Field Size Error Flag bit
 - 1 = Data field received is not an integral number of bytes
 - 0 = Data field received is an integral number of bytes

bit 2 CRC16EF: CRC16 Failure Flag bit

- 1 = Data packet rejected due to CRC16 error
- 0 = Data packet accepted
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 11-8: U1EIR: USB ERROR INTERRUPT STATUS REGISTER (CONTINUED)

- bit 1 CRC5EF: CRC5 Host Error Flag bit⁽⁴⁾
 - 1 = Token packet is rejected due to CRC5 error
 - 0 = Token packet is accepted
 - EOFEF: EOF Error Flag bit^(3,5)
 - 1 = EOF error condition is detected
 - 0 = No EOF error condition
- bit 0 PIDEF: PID Check Failure Flag bit
 - 1 = PID check is failed
 - 0 = PID check is passed
- **Note 1:** This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
 - **2:** This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
 - **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0						
31:24	_	—	_	—	_	_	_	_
00.40	U-0	U-0						
23:16	—	—	—	—	—	—	_	—
45.0	U-0	U-0						
15:8	—	—	—	—		—	—	—
	R/W-0	R/W-0						
7:0	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽¹⁾ EOFEE ⁽²⁾	PIDEE

REGISTER 11-9: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 31-8	Unimplemented: Read as '0'
bit 7	BTSEE: Bit Stuff Error Interrupt Enable bit
	1 = BTSEF interrupt is enabled
	0 = BTSEF interrupt is disabled
bit 6	BMXEE: Bus Matrix Error Interrupt Enable bit
	1 = BMXEF interrupt is enabled
	0 = BMXEF interrupt is disabled
bit 5	DMAEE: DMA Error Interrupt Enable bit
	1 = DMAEF interrupt is enabled
	0 = DMAEF interrupt is disabled
bit 4	BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
	1 = BTOEF interrupt is enabled
L:1 0	0 = BTOEF interrupt is disabled
bit 3	DFN8EE: Data Field Size Error Interrupt Enable bit
	 1 = DFN8EF interrupt is enabled 0 = DFN8EF interrupt is disabled
bit 2	-
DILZ	CRC16EE: CRC16 Failure Interrupt Enable bit 1 = CRC16EF interrupt is enabled
	0 = CRC16EF interrupt is disabled
bit 1	CRC5EE: CRC5 Host Error Interrupt Enable bit ⁽¹⁾
	1 = CRC5EF interrupt is enabled
	0 = CRC5EF interrupt is disabled
	EOFEE: EOF Error Interrupt Enable bit ⁽²⁾
	1 = EOF interrupt is enabled
	0 = EOF interrupt is disabled
bit 0	PIDEE: PID Check Failure Interrupt Enable bit
	1 = PIDEF interrupt is enabled
	0 = PIDEF interrupt is disabled
Note 1	Device mode.
2:	
۷.	Hotmode.

Note: For an interrupt to propagate USBIF, the UERRIE bit (U1IE<1>) must be set.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		_		—				—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_		—				—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		_		—				—
7:0	R-x	R-x	R-x	R-x	R-x	R-x	U-0	U-0
7:0		ENDP	T<3:0>		DIR	PPBI	_	—

REGISTER 11-10: U1STAT: USB STATUS REGISTER

L	ea	e	no	d:
	~ 3	-		

Legend:			
R = Readable bit	= Readable bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 ENDPT<3:0>: Encoded Number of Last Endpoint Activity bits (Represents the number of the BDT, updated by the last USB transfer.) 1111 = Endpoint 15 1110 = Endpoint 14

0001 = Endpoint 1

0000 = Endpoint 0

DIR: Last BD Direction Indicator bit bit 3

1 = Last transaction was a transmit transfer (TX)

0 = Last transaction was a receive transfer (RX)

bit 2 PPBI: Ping-Pong BD Pointer Indicator bit

1 = The last transaction was to the ODD BD bank

- 0 = The last transaction was to the EVEN BD bank
- bit 1-0 Unimplemented: Read as '0'

The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only Note: valid when the TRNIF bit (U1IR<3>) is active. Clearing the TRNIF bit advances the FIFO. Data in register is invalid when the TRNIF bit = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	-	_	_	—	_	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	—	_	—	_	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0			—	_	—	—	—	—
	R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	JSTATE	850	PKTDIS ⁽⁴⁾	USBRST	HOSTEN ⁽²⁾	RESUME ⁽³⁾	PPBRST	USBEN ⁽⁴⁾
		SE0	TOKBUSY ^(1,5)					SOFEN ⁽⁵⁾

REGISTER 11-11: U1CON: USB CONTROL REGISTER

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

bit 7	JSTATE: Live Differential Receiver JSTATE flag bit
	1 = JSTATE detected on the USB
	0 = No JSTATE detected

- bit 6 SE0: Live Single-Ended Zero flag bit
 1 = Single Ended Zero detected on the USB
 0 = No Single Ended Zero detected
- bit 5 **PKTDIS:** Packet Transfer Disable bit⁽⁴⁾
 - 1 = Token and packet processing disabled (set upon SETUP token received)
 - 0 = Token and packet processing enabled
 - TOKBUSY: Token Busy Indicator bit^(1,5)
 - 1 = Token being executed by the USB module
 - 0 = No token being executed
- bit 4 USBRST: Module Reset bit⁽⁵⁾
 - 1 = USB reset is generated
 - 0 = USB reset is terminated
- bit 3 HOSTEN: Host Mode Enable bit⁽²⁾
 - 1 = USB host capability is enabled
 - 0 = USB host capability is disabled
- bit 2 **RESUME:** RESUME Signaling Enable bit⁽³⁾
 - 1 = RESUME signaling is activated
 - 0 = RESUME signaling is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - **3:** Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 11-11: U1CON: USB CONTROL REGISTER (CONTINUED)

- bit 1 **PPBRST:** Ping-Pong Buffers Reset bit
 - 1 = Reset all Even/Odd buffer pointers to the EVEN BD banks
 - 0 = Even/Odd buffer pointers not being Reset
- bit 0 USBEN: USB Module Enable bit⁽⁴⁾
 - 1 = USB module and supporting circuitry is enabled
 - 0 = USB module and supporting circuitry is disabled

SOFEN: SOF Enable bit⁽⁵⁾

- 1 = SOF token sent every 1 ms
- 0 = SOF token is disabled
- **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register (see Register 11-15).
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - **3:** Software must set the RESUME bit for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—				-	—		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	-	-	_	—	-	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	-			_	—		—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPDEN			D	EVADDR<6:0)>		

REGISTER 11-12: U1ADDR: USB ADDRESS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 **LSPDEN:** Low Speed Enable Indicator bit
 - 1 = Next token command to be executed at Low Speed
 - 0 = Next token command to be executed at Full Speed
- bit 6-0 **DEVADDR<6:0>:** 7-bit USB Device Address bits

REGISTER 11-13: U1FRML: USB FRAME NUMBER LOW REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	—	—	—	—	-	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	_	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—	_	—	—
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				FRML	<7:0>			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FRML<7:0>:** The 11-bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		—		_		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	—	-	—	-	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—		—		_	_	—
7.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
7:0	_	_	_		_		FRMH<2:0>	

REGISTER 11-14: U1FRMH: USB FRAME NUMBER HIGH REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2-0 **FRMH<2:0>:** The Upper 3 bits of the Frame Numbers bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

REGISTER 11-15: U1TOK: USB TOKEN REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	-		_	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	_			_	_	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	-	—	-		_	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		PID<3	3:0> (1)			EP<	3:0>	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-4 PID<3:0>: Token Type Indicator bits⁽¹⁾

0001 = OUT (TX) token type transaction

1001 = IN (RX) token type transaction

1101 = SETUP (TX) token type transaction

Note: All other values are reserved and must not be used.

bit 3-0 **EP<3:0>:** Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

DS60001185H-page 134

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		-				—		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6		_				—		—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CNT	<7:0>			

REGISTER 11-16: U1SOF: USB SOF THRESHOLD REGISTER

Legend:

R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

- 01001010 = 64-byte packet
- 00101010 = 32-byte packet
- 00011010 = 16-byte packet

00010010 = 8-byte packet

REGISTER 11-17: U1BDTP1: USB BDT PAGE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	_		-	-	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_				—		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—				—		—
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7.0			B	DTPTRL<15:)>			—

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-1 **BDTPTRL<15:9>:** BDT Base Address bits This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the starting location of the BDT in system memory. The 32-bit BDT base address is 512-byte aligned.

bit 0 Unimplemented: Read as '0'

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	-	-	-	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	—	-	-	-	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_					—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	BDTPTRH<23:16>							

REGISTER 11-18: U1BDTP2: USB BDT PAGE 2 REGISTER

Legend:

R = Readable bit	W = Writable bit	ritable bit U = Unimplemented bit, read as '	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRH<23:16>: BDT Base Address bits

This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

REGISTER 11-19: U1BDTP3: USB BDT PAGE 3 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-					_		—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	-	-	_		—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	_	_	_	-	—	_	—	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	BDTPTRU<31:24>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 BDTPTRU<31:24>: BDT Base Address bits

This 8-bit value provides address bits 31 through 24 of the BDT base address, defines the starting location of the BDT in system memory.

The 32-bit BDT base address is 512-byte aligned.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-		_					—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	-	_	-	-	-	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0			_					—
7.0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
7:0	UTEYE	UOEMON	_	USBSIDL				UASUSPND

REGISTER 11-20: U1CNFG1: USB CONFIGURATION 1 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 UTEYE: USB Eye-Pattern Test Enable bit
 - 1 = Eye-Pattern Test is enabled
 - 0 = Eye-Pattern Test is disabled

bit 6 **UOEMON:** USB OE Monitor Enable bit

- 1 = OE signal is active; it indicates intervals during which the D+/D- lines are driving
 0 = OE signal is inactive
- bit 5 Unimplemented: Read as '0'
- bit 4 **USBSIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

bit 3-1 Unimplemented: Read as '0'

bit 0 UASUSPND: Automatic Suspend Enable bit

- 1 = USB module automatically suspends upon entry to Sleep mode. See the USUSPEND bit (U1PWRC<1>) in Register 11-5.
- 0 = USB module does not automatically suspend upon entry to Sleep mode. Software must use the USUSPEND bit (U1PWRC<1>) to suspend the module, including the USB 48 MHz clock

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		_		-		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	—	_	—	_	_	_	—
7.0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

REGISTER 11-21: U1EP0-U1EP15: USB ENDPOINT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 LSPD: Low-Speed Direct Connection Enable bit (Host mode and U1EP0 only)
 - 1 = Direct connection to a low-speed device is enabled
 - 0 = Direct connection to a low-speed device is disabled; hub required with PRE_PID

bit 6 **RETRYDIS:** Retry Disable bit (Host mode and U1EP0 only)

- 1 = Retry NAKed transactions is disabled
- 0 = Retry NAKed transactions is enabled; retry done in hardware

bit 5 Unimplemented: Read as '0'

bit 4 **EPCONDIS:** Bidirectional Endpoint Control bit

If EPTXEN = 1 and EPRXEN = 1:

1 = Disable Endpoint n from Control transfers; only TX and RX transfers allowed

- 0 = Enable Endpoint n for Control (SETUP) transfers; TX and RX transfers also allowed Otherwise, this bit is ignored.
- bit 3 **EPRXEN:** Endpoint Receive Enable bit
 - 1 = Endpoint n receive is enabled
 - 0 = Endpoint n receive is disabled
- bit 2 EPTXEN: Endpoint Transmit Enable bit
 - 1 = Endpoint n transmit is enabled
 - 0 = Endpoint n transmit is disabled
- bit 1 EPSTALL: Endpoint Stall Status bit
 - 1 = Endpoint n was stalled
 - 0 = Endpoint n was not stalled
- bit 0 EPHSHK: Endpoint Handshake Enable bit
 - 1 = Endpoint Handshake is enabled
 - 0 = Endpoint Handshake is disabled (typically used for isochronous endpoints)


12.0 I/O PORTS

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS60001120), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC[®] MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin. Following are key features of the I/O Port module:

- Individual output pin open-drain enable/disable
- · Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET, and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.



© 2012-2019 Microchip Technology Inc.

12.1 Parallel I/O (PIO) Ports

All port pins have ten registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

12.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx, and TRISx registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the presence of outputs higher than VDD (e.g., 5V) on any desired 5V-tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the **"Device Pin Tables**" section for the available pins and their functionality.

12.1.2 CONFIGURING ANALOG AND DIGITAL PORT PINS

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs must have their corresponding ANSEL and TRIS bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

If the TRIS bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or Comparator module.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

12.1.3 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP.

12.1.4 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports allows the PIC32MX330/350/370/430/450/470 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a change-of-state.

Five control registers are associated with the CN functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

The CNSTATx register indicates whether a change occurred on the corresponding pin since the last read of the PORTx bit.

Each I/O pin also has a weak pull-up and every I/O pin has a weak pull-down connected to it. The pullups act as a current source or sink source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups and pull-downs are enabled separately using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on change notifi- cation pins should always be disabled when the port pin is configured as a digital output. They should also be disabled on 5V tolerant pins when the pin voltage can
	exceed VDD.

An additional control register (CNCONx) is shown in Register 12-3.

12.2 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

DS60001185H-page 140

12.3 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only options.

Peripheral pin select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. Peripheral pin select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.3.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.3.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs.

In comparison, some digital-only peripheral modules are never included in the peripheral pin select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I^2C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral. When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

12.3.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


12.3.4 INPUT MAPPING

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table 12-1, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-1.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2:

REMAPPABLE INPUT EXAMPLE FOR U1RX



^{© 2012-2019} Microchip Technology Inc.

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[<i>pin name</i>]R Value to RPn Pin Selection
INT3	INT3R	INT3R<3:0>	0000 = RPD2 0001 = RPG8
Т2СК	T2CKR	T2CKR<3:0>	0010 = RPF4 0011 = RPD10
IC3	IC3R	IC3R<3:0>	0100 = RPF1 0101 = RPB9 0110 = RPB10
U1RX	U1RXR	U1RXR<3:0>	0111 = RPC14 1000 = RPB5
U2RX	U2RXR	U2RXR<3:0>	1001 = Reserved $1010 = \text{RPC1}^{(3)}$
U5CTS	U5CTSR ⁽³⁾	U5CTSR<3:0>	1011 = RPD14 ⁽³⁾ 1100 = RPG1 ⁽³⁾ 1101 = RPA14 ⁽³⁾
REFCLKI	REFCLKIR	REFCLKIR<3:0>	1101 - Reserved 1110 = Reserved 1111 = RPF2 ⁽¹⁾
INT4	INT4R	INT4R<3:0>	0000 = RPD3 0001 = RPG7
T5CK	T5CKR	T5CKR<3:0>	0010 = RPF5 0011 = RPD11
IC4	IC4R	IC4R<3:0>	0100 = RPF0 0101 = RPB1 0110 = RPE5
U3RX	U3RXR	U3RXR<3:0>	0111 = RPC13 1000 = RPB3
U4CTS	U4CTSR	U4CTSR<3:0>	1001 = Reserved $1010 = \text{RPC4}^{(3)}$
SDI1	SDI1R	SDI1R<3:0>	1011 = RPD15 ⁽³⁾ 1100 = RPG0 ⁽³⁾ 1101 = RPA15 ⁽³⁾
SDI2	SDI2R	SDI2R<3:0>	1110 = RPF2 ⁽¹⁾ 1111 = RPF7 ⁽²⁾
INT2	INT2R	INT2R<3:0>	0000 = RPD9 0001 = RPG6
T4CK	T4CKR	T4CKR<3:0>	0010 = RPB8 0011 = RPB15
IC2	IC2R	IC2R<3:0>	0100 = RPD4 0101 = RPB0 0110 = RPE3
IC5	IC5R	IC5R<3:0>	0111 = RPB7 1000 = Reserved
U1CTS	U1CTSR	U1CTSR<3:0>	$1001 = \text{RPF12}^{(3)}$ $1010 = \text{RPD12}^{(3)}$
U2CTS	U2CTSR	U2CTSR<3:0>	1011 = RPF8 ⁽³⁾ 1100 = RPC3 ⁽³⁾ 1101 = RPE9 ⁽³⁾
SS1	SS1R	SS1R<3:0>	1101 = RPE9(9) 1110 = Reserved 1111 = RPB2

TABLE 12-1: INPUT PIN SELECTION

Note 1: This selection is not available on 64-pin USB devices.

2: This selection is only available on 100-pin General Purpose devices.

3: This selection is not available on 64-pin USB and General Purpose devices.

4: This selection is only available on General Purpose devices.

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[<i>pin name</i>]R Value to RPn Pin Selection
INT1	INT1R	INT1R<3:0>	0000 = RPD1 0001 = RPG9
тзск	T3CKR	T3CKR<3:0>	0010 = RPB14 0011 = RPD0
IC1	IC1R	IC1R<3:0>	0100 = RPD8 0101 = RPB6
U3CTS	U3CTSR	U3CTSR<3:0>	0110 = RPD5 0111 = RPB2
U4RX	U4RXR	U4RXR<3:0>	1000 = RPF3 ⁽⁴⁾ 1001 = RPF13 ⁽³⁾
U5RX	U5RXR ⁽³⁾	U5RXR<3:0>	1010 = Reserved 1011 = RPF2 ⁽¹⁾
SS2	SS2R	SS2R<3:0>	1100 = RPC2 ⁽³⁾ 1101 = RPE8 ⁽³⁾
OCFA	OCFAR	OCFAR<3:0>	1110 = Reserved 1111 = Reserved

TABLE 12-1: INPUT PIN SELECTION (CONTINUED)

Note 1: This selection is not available on 64-pin USB devices.

2: This selection is only available on 100-pin General Purpose devices.

3: This selection is not available on 64-pin USB and General Purpose devices.

4: This selection is only available on General Purpose devices.


^{© 2012-2019} Microchip Technology Inc.

12.3.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 12-2) are used to control output mapping. Like the [*pin name*]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 12-2 and Figure 12-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 12-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT FOR RPA0



12.3.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Configuration bit select lock

12.3.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [*pin name*]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

12.3.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [*pin name*]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD2	RPD2R	RPD2R<3:0>	0000 = No Connect
RPG8	RPG8R	RPG8R<3:0>	0001 = U3TX
RPF4	RPF4R	RPF4R<3:0>	0010 = U4RTS 0011 = Reserved
RPD10	RPD10R	RPD10R<3:0>	0100 = Reserved
RPF1	RPF1R	RPF1R<3:0>	0101 = Reserved
RPB9	RPB9R	RPB9R<3:0>	0110 = SDO2
RPB10	RPB10R	RPB10R<3:0>	0111 = Reserved 1000 = Reserved
RPC14	RPC14R	RPC14R<3:0>	1000 = Reserved
RPB5	RPB5R	RPB5R<3:0>	1010 = Reserved
RPC1 ⁽⁴⁾	RPC1R	RPC1R<3:0>	1011 = OC3
RPD14 ⁽⁴⁾	RPD14R	RPD14R<3:0>	- 1100 = Reserved 1101 = C2OUT
RPG1 ⁽⁴⁾	RPG1R	RPG1R<3:0>	1110 = Reserved
RPA14 ⁽⁴⁾	RPA14R	RPA14R<3:0>	1111 = Reserved
RPD3	RPD3R	RPD3R<3:0>	0000 = No Connect
RPG7	RPG7R	RPG7R<3:0>	0001 = U2TX
RPF5	RPF5R	RPF5R<3:0>	0010 = Reserved
RPD11	RPD11R	RPD11R<3:0>	0011 = U1TX 0100 = U5RTS ⁽⁴⁾
RPF0	RPF0R	RPF0R<3:0>	0100 = 05K13()
RPB1	RPB1R	RPB1R<3:0>	0110 = SDO2
RPE5	RPE5R	RPE5R<3:0>	0111 = Reserved
RPC13	RPC13R	RPC13R<3:0>	1000 = SDO1
RPB3	RPB3R	RPB3R<3:0>	1001 = Reserved
RPF3 ⁽²⁾	RPF3R	RPF3R<3:0>	1010 = Reserved
RPC4 ⁽⁴⁾	RPC4R	RPC4R<3:0>	- 1011 = OC4 1100 = Reserved
RPD15 ⁽⁴⁾	RPD15R	RPD15R<3:0>	1100 = Reserved
RPG0 ⁽⁴⁾	RPG0R	RPG0R<3:0>	1110 = Reserved
RPA15 ⁽⁴⁾	RPA15R	RPA15R<3:0>	1111 = Reserved

TABLE 12-2:OUTPUT PIN SELECTION

Note 1: This selection is only available on General Purpose devices.

- 2: This selection is only available on 64-pin General Purpose devices.
- 3: This selection is only available on 100-pin General Purpose devices.
- 4: This selection is only available on 100-pin USB and General Purpose devices.

5: This selection is not available on 64-pin USB devices.

TABLE 12-2: OUTPUT PIN SELECTION (CONTINUED)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD9	RPD9R	RPD9R<3:0>	0000 = No Connect
RPG6	RPG6R	RPG6R<3:0>	0001 = U3RTS
RPB8	RPB8R	RPB8R<3:0>	0010 = U4TX
RPB15	RPB15R	RPB15R<3:0>	0011 = REFCLKO 0100 = U5TX ⁽⁴⁾
RPD4	RPD4R	RPD4R<3:0>	0100 - 051X 9
RPB0	RPB0R	RPB0R<3:0>	0110 = Reserved
RPE3	RPE3R	RPE3R<3:0>	0111 = <u>SS1</u>
RPB7	RPB7R	RPB7R<3:0>	1000 = SDO1
RPB2	RPB2R	RPB2R<3:0>	1001 = Reserved
RPF12 ⁽⁴⁾	RPF12R	RPF12R<3:0>	1010 = Reserved
RPD12 ⁽⁴⁾	RPD12R	RPD12R<3:0>	
RPF8 ⁽⁴⁾	RPF8R	RPF8R<3:0>	1100 - Reserved
RPC3 ⁽⁴⁾	RPC3R	RPC3R<3:0>	1110 = Reserved
RPE9 ⁽⁴⁾	RPE9R	RPE9R<3:0>	1111 = Reserved
RPD1	RPD1R	RPD1R<3:0>	0000 = No Connect
RPG9	RPG9R	RPG9R<3:0>	0001 = U2RTS
RPB14	RPB14R	RPB14R<3:0>	0010 = Reserved 0011 = U1RTS
RPD0	RPD0R	RPD0R<3:0>	$0100 = U5TX^{(4)}$
RPD8	RPD8R	RPD8R<3:0>	0101 = Reserved
RPB6	RPB6R	RPB6R<3:0>	0110 = SS2
RPD5	RPD5R	RPD5R<3:0>	
RPF3 ⁽³⁾	RPF3R	RPF3R<3:0>	1000 = SDO1 1001 = Reserved
RPF6 ⁽¹⁾	RPF6R	RPF6R<3:0>	1010 = Reserved
RPF13 ⁽⁴⁾	RPF13R	RPF13R<3:0>	1011 = OC2
RPC2 ⁽⁴⁾	RPC2R	RPC2R<3:0>	
RPE8 ⁽⁴⁾	RPE8R	RPE8R<3:0>	1101 = Reserved 1110 = Reserved
RPF2 ⁽⁵⁾	RPF2R	RPF2R<3:0>	1111 = Reserved

Note 1: This selection is only available on General Purpose devices.

2: This selection is only available on 64-pin General Purpose devices.

3: This selection is only available on 100-pin General Purpose devices.

4: This selection is only available on 100-pin USB and General Purpose devices.

5: This selection is not available on 64-pin USB devices.

Control Registers 12.4

Resets Resets 0000 0060 0000 0000 XXXXX 0000 XXXX 0000 0000 0000 0000 0000 XXXX 0000 XXXX XXXX XXX **CNPUA0 CNPDA0 TRISA0 CNIEAO** LATA0 **ODCAO** RA0 **0**/9 I I I I CNPUA1 CNPDA1 ODCA1 **TRISA1** CNIEA1 LATA1 RA1 171 I I I PORTA REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, TRISA2 **CNPUA2 CNPDA2** LATA2 **CNIEA2 ODCA2** RA2 18/2 I T I PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY **ODCA3 CNPUA3 CNPDA3 CNIEA3** TRISA3 LATA3 RA3 19/3 I I I CNPUA4 CNPDA4 **CNIEA4** LATA4 **TRISA4** ODCA4 RA4 20/4 T I I I I **CNPUA5** CNPDA5 **CNIEA5** ODCA5 **TRISA5** LATA5 21/5 RA5 I T T I I **CNPUA6 CNPDA6** TRISA6 ODCA6 CNIEA6 LATA6 RA6 22/6 I I I **TRISA7 CNPUA7 CNPDA7 ODCA7 CNIEA7** LATA7 RA7 23/7 L T 1 I I Bits 24/8 I I T I I I I 1 1 1 T **ANSELA9** TRISA9 **CNPUA9** CNPDA9 ODCA9 CNIEA9 LATA9 RA9 25/9 I ANSELA10 CNPUA10 CNPDA10 TRISA10 CNIEA10 ODCA10 LATA10 **RA10** 26/10 I 27/11 T T I I T I 1 1 I I 1 28/12 I I 1 L T I I I I I 1 29/13 SIDL I I I I I I I 1 I 1 I I 1 CNPUA14 CNPDA14 CNIEA14 TRISA14 ODCA14 LATA14 **RA14** 30/14 I T I CNPUA15 CNPDA15 **TRISA15** ODCA15 CNIEA15 LATA15 31/15 RA15 S I 31:16 31:16 31:16 31:16 31:16 31:16 31:16 31:16 31:16 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 15:0 agnsA tia **TABLE 12-3:** CNCONA CNENA ANSELA PORTA CNPUA CNPDA TRISA ODCA Register Name⁽¹⁾ LATA virtual Address (BF88_#) 6000 6010 6020 6030 6040 6050 6060 6070 6080

PIC32MX330/350/370/430/450/470

XXXX 0000

XXXX

CN STATA0

CN STATA1

CN STATA2

CN STATA3

CN STATA4

CN STATA5

CN STATA6

CN STATA7

CN STATA9

CN STATA10

I

I

I

1

I

I

I

1 1

I

I

I

1 I

I

I

I

1

31:16

CN STATA14

CN STATA15

15:0

CNSTATA

6090

÷ Legend: Note 1:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.

© 2012-2019 Microchip Technology Inc.

		2 17/1 16/0 All Resets	0000	LB2 ANSELB1 ANSELB0 FFFF	0000	B2 TRISB1 TRISB0 XXXX	0000	2 RB1 RB0 xxxx	0000	32 LATB1 LATB0 ××××	0000	32 ODCB1 ODCB0 XXXX	0000	IB2 CNPUB1 CNPUB0 XXXX	0000	0B2 CNPDB1 CNPDB0 xxxx				B2 CNIEB1 CNIEB0 XXXX	0000	B2 STATB1 STATB0 XXXX	
		19/3 18/2		ANSELB3 ANSELB2		TRISB3 TRISB2		RB3 RB2		LATB3 LATB2		ODCB3 ODCB2		CNPUB3 CNPUB2		CNPDB3 CNPDB2				CNIEB3 CNIEB2		CN CN STATB3 STATB2	
		20/4	Ι	5 ANSELB4	Ι	TRISB4	Ι	RB4	Ι	LATB4		ODCB4		CNPUB4	Ι	CNPDB4	I	I	I	CNIEB4	Ι	CN STATB4	-
		21/5	Ι	36 ANSELB5	Ι	6 TRISB5	1	RB5	Ι	3 LATB5	Ι	6 ODCB5	Ι	6 CNPUB5	Ι	6 CNPDB5	Ι	I	Ι	6 CNIEB5	Ι	CN 6 STATB5	-
		22/6	Ι	-B7 ANSELB6	Ι	37 TRISB6	1	7 RB6	Ι	37 LATB6		37 ODCB6		B7 CNPUB6	Ι	B7 CNPDB6	I		I	B7 CNIEB6	Ι	B7 STATB6	
	Bits	/8 23/7		ELB8 ANSELB7		SB8 TRISB7		RB8 RB7		B8 LATB7		CB8 ODCB7		UB8 CNPUB7		DB8 CNPDB7				EB8 CNIEB7		N CN TB8 STATB7	as '0'; Reset values are shown in hexadecimal.
		25/9 24/8		SELB9 ANSELB8	-	TRISB9 TRISB8		RB9 RE	-	LATB9 LATB8		ODCB9 ODCB8		CNPUB9 CNPUB8	-	CNPDB9 CNPDB8				CNIEB9 CNIEB8		CN CN STATB9 STATB8	n in hexadeci
		26/10	1	ANSELB10 ANSELB9		TRISB10 TF	1	RB10		LATB10 L		ODCB10 0		CNPUB10 CN		CNPDB10 CN				CNIEB10 CI		CN STATB10 S1	x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal
		27/11	I	ANSELB11 A	Ι	TRISB11	I	RB11	Ι	LATB11		ODCB11 (CNPUB11 C	Ι	CNPDB11 C	I	I	I	CNIEB11 (I	CN STATB11 8	'0'; Reset val
		28/12	1	2	Ι	TRISB12	I	RB12	Ι	LATB12	Ι	ODCB12	Ι	CNPUB12	Ι	CNPDB12	Ι	I	Ι	CNIEB12	Ι	CN STATB12	ted, read as
R MAP		29/13	I	ANSELB15 ANSELB14 ANSELB13 ANSELB	Ι	TRISB13	Ι	RB13	Ι	LATB13		ODCB13		CNPUB13	Ι	CNPDB13	Ι	SIDL	Ι	CNIEB13	Ι	CN STATB13	Unimplemen
EGISTE		30/14	I	ANSELB14	Ι	TRISB14	Ι	RB14	Ι	LATB14	Ι	ODCB14	Ι	CNPUB14	Ι	CNPDB14	Ι		Ι	CNIEB14	Ι	CN STATB14	x = Unknown value on Reset; — = Unimplemented, read a
PORTB REGISTER MAP		31/15	I	ANSELB15		TRISB15	1	RB15		LATB15		ODCB15		CNPUB15		CNPDB15		NO		CNIEB15		CN STATB15	wn value on
	e	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	Unknov
TABLE 12-4:		Register ^(†) əmsN		ANSELB																		CNSTATB	
TAB		Virtual Addr (#_8878)	0010	001.0	0110	0110	0010	0120	0012	0010	0110	0140	10	0010	6160	0010	6170		6100	0010		6190	Legend:

PORTC REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, **TABLE 12-5**:

		All Resets	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	0000	0000	XXXX	0000	XXXX	ers" for
		16/0																			Regist
		1/11	I	TRISC1	Ι	RC1	Ι	LATC1	Ι	ODCC1	Ι	CNPUC1	Ι	CNPDC1	I	Ι	Ι	CNIEC1	Ι	CNSTATC	T, and INV I
		18/2	I	TRISC2	I	RC2	Ι	LATC2	Ι	ODCC2	Ι	CNPUC2	Ι	CNPDC2	I	Ι	Ι	CNIEC2	Ι	CNSTATC2	2 "CLR, SE
ES ONLY		19/3	I	TRISC3	I	RC3	Ι	LATC3	Ι	ODCC3	Ι	CNPUC3	Ι	CNPDC3	I	Ι	Ι	CNIEC3	Ι	CNSTATC3	as '0'; Reset values are shown in hexadecimal. nd INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for
0F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES ONLY		20/4	I	TRISC4	I	RC4	I	LATC4	I	ODCC4	I	CNPUC4	Ι	CNPDC4	I	Ι	Ι	CNIEC4	Ι	CNSTATC4 CNSTATC3 CNSTATC2 CNSTATC1	ectively. See
0F512I		21/5	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι		Ι	Ι	0xC, respe
2MX47		22/6	I	Ι	1	Ι	Ι	1	Ι	1	Ι	1	Ι	1	Ι	Ι	Ι		Ι		, 0x8 and
D PIC3		23/7	I		Ι	Ι	Ι	1	Ι	1	Ι	1	Ι	1	Ι	Ι	Ι		Ι	Ι	set of 0x4
L, AND	Bits	24/8	I	Ι		Ι		1		1		1	Ι	1		Ι	Ι		Ι		decimal. Ius an offi
0F256		25/9	I	Ι	1	Ι		Ι		Ι		Ι		Ι							n in hexa iddress, p
2MX45		26/10	I	Ι	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι							are show s virtual a
, PIC3.		27/11	I	Ι	I	Ι	Ι	1	Ι	1		1	Ι	1		Ι	Ι		Ι		et values sters at it
50F128L		28/12	I	TRISC12	Ι	RC12	Ι	LATC12	Ι	ODCC12		CNPUC12	Ι	CNPDC12		Ι	Ι	CNIEC12	Ι	CNSTATC12	ad as '0'; Reset values are shown in hexadecimal and INV registers at its virtual address, plus an c
PIC32MX4		29/13	1	TRISC13	Ι	RC13	I	LATC13	Ι	ODCC13		CNPUC13	I	CNPDC13		SIDL		CNIEC13	I	CNSTATC13	plemented, realing CLR, SET
0F064L, F		30/14		TRISC14	Ι	RC14		LATC14	Ι	ODCC14		CNPUC14		CNPDC14				CNIEC14		CNSTATC14	set; — = Unim ave correspond
PIC32MX430F064L, PIC32MX45		31/15	1	TRISC15	1	RC15	I	LATC15	Ι	ODCC15	I	CNPUC15	Ι	CNPDC15		NO	I	CNIEC15	Ι	CNSTATC15 CNSTATC14 CNSTATC13	x = Unknown value on Reset; = Unimplemented, read All registers in this table have corresponding CLR, SET al
┛	(egnsЯ ji8	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	Jnknow gisters
		Register ⁽¹⁾ əmsN								-											
ĺ		Virtual Addr (#_8878)	0109	01 70		0220	0000	0520	0103	0240	0202	0670	6760	020	0203	0770	0000	0200	6000		Legend: Note 1

PIC32MX330/350/370/430/450/470

© 2012-2019 Microchip Technology Inc.

PERF All Sant 28/12 Z/11 Z/26 Z/16 H33 H33 <th< th=""><th></th><th>• </th><th></th><th>TICSZMA430F004HI, FICSZMA430F120H, FICSZMA430F230H, AND FICSZMA410F31ZH DEVICES ONET</th><th></th><th></th><th>1002</th><th></th><th>, 1001</th><th></th><th>INIZCOI</th><th></th><th></th><th>ってい</th><th></th><th></th><th></th><th></th><th>ſ</th></th<>		• 		TICSZMA430F004HI, FICSZMA430F120H, FICSZMA430F230H, AND FICSZMA410F31ZH DEVICES ONET			1002		, 1001		INIZCOI			ってい					ſ
64 3115 3014 2813 2814 2		e							8	lits									
31:16		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	IIA Resets
150 TRISC15 TRISC14 TRISC13 TRISC13 TRISC13 TRISC14 TRISC13 TRISC14 TRISC14 <thtris< th=""> <thtris< th=""> <thtris< th=""></thtris<></thtris<></thtris<>	ļ	31:16	I			1		1					1				1		0000
31:16	ړ	15:0	TRISC15	TRISC14	TRISC13	TRISC12	Ι	1	1	1	1	1	1	1	1	1	1		XXXX
15:0 RC14 RC13 RC12		31:16	Ι				Ι	1	I	1	1	1	1	1	I	1	1	I	0000
31:16		15:0	RC15	RC14	RC13	RC12	I	1	1	1	1	1	1	1	1	1	1		XXXX
15:0 LATC15 LATC14 LATC13 LATC13 LATC13 LATC13 LATC13 LATC13 LATC13 LATC14 LATC13 LATC14 LATC13 LATC13 LATC13 LATC13 LATC14 LATC14 LATC14 LATC14 LATC14 LATC14 LATC14 LATC14 LATC14 LATC13 LATC13 LATC14 LATC14 <thlatc14< th=""> <thlatc14< th=""></thlatc14<></thlatc14<>	C F	31:16					Ι	1	I	1	1	1	1	1	I	1	1	I	0000
31:16 </td <td>د</td> <td>15:0</td> <td>LATC15</td> <td>LATC14</td> <td>LATC13</td> <td>LATC12</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>Ι</td> <td>I</td> <td>1</td> <td>1</td> <td>XXXX</td>	د	15:0	LATC15	LATC14	LATC13	LATC12	Ι	I	Ι	1	1	1	1	1	Ι	I	1	1	XXXX
15:0 ODCC14 ODCC13 ODCC12	ç	31:16	Ι				Ι		Ι						Ι				0000
31:16 - <td>3</td> <td>15:0</td> <td>ODCC15</td> <td>ODCC14</td> <td>ODCC13</td> <td>ODCC12</td> <td>Ι</td> <td>1</td> <td>I</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td>XXXX</td>	3	15:0	ODCC15	ODCC14	ODCC13	ODCC12	Ι	1	I	1	1	1	1	1	I	1	1	I	XXXX
15:0 CNPUC15 CNPUC14 CNPUC13 CNPUC12		31:16					Ι		Ι						Ι				0000
31:16	202	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	Ι	1	1	1	1	1	1	1	1	1	1	1	XXXX
15:0 CNPDC15 CNPDC14 CNPDC13 CNPDC12 -		31:16	Ι		Ι		Ι	1	Ι			1		1		I			0000
31:16	2	15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	Ι	1	1	1	1	1	1	1	1	1	1	1	XXXX
15:0 ON SIDL <td></td> <td></td> <td>Ι</td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td> </td> <td>0000</td>			Ι				Ι		Ι						Ι				0000
31:16 - <td></td> <td></td> <td>NO</td> <td> </td> <td>SIDL</td> <td> </td> <td>Ι</td> <td>1</td> <td>0000</td>			NO		SIDL		Ι	1	1	1	1	1	1	1	1	1	1	1	0000
15:0 CNIEC15 CNIEC14 CNIEC13 CNIEC12 - <td< td=""><td></td><td>31:16</td><td></td><td> </td><td></td><td> </td><td>Ι</td><td> </td><td>Ι</td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td> </td><td> </td><td> </td><td>0000</td></td<>		31:16					Ι		Ι						Ι				0000
31:16 - <td></td> <td>15:0</td> <td>CNIEC15</td> <td>CNIEC14</td> <td>CNIEC13</td> <td>CNIEC12</td> <td>Ι</td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>Ι</td> <td> </td> <td> </td> <td> </td> <td>XXXX</td>		15:0	CNIEC15	CNIEC14	CNIEC13	CNIEC12	Ι		Ι						Ι				XXXX
15:0 CNSTATC15 CNSTATC14 CNSTATC13 CNSTATC12							Ι	I			Ι	Ι	I			I			0000
		15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	1	1	1	1	1	1	1	1	Ι	1	1	1	XXXX

PORTD REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, DIC33MX43060641 DIC33MX46064301 DIC33MX46063661 AND DIC33MX470664301 DEVICES ON V DICOOMY AENEOGE **TABLE 12-7**:

		PIC32MX430F064L, PIC32MX450F128L,	(430F06 ²	4L, PIC3	2MX450	F128L, F	PIC32MX450F256L, AND PIC32MX470F512L	(450F2(56L, AN	D PIC3	2MX470	F512L	DEVICE	DEVICES ONLY				
									Bits									
Register Name ⁽¹⁾	^(r) əmsN Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	Resets All
	31:16	16 –	I	Ι	Ι	I	I	I	1	I	I	Ι	Ι			Ι		0000
ANSELU	15:0	ļ	I	Ι	Ι	1	I	1	1		I	I		ANSELD3	ANSELD2	ANSELD1		000E
	31:16	16 —	I	Ι	I	I	I	I	1	1	I	I	I	I	1	I	I	0000
Ē	15:0	0 TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	XXXX
	31:16	16 —	Ι	Ι		Ι	Ι				Ι	Ι			1	Ι		0000
52	15:0	:0 RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX
	31:16 TD	16 —	I	Ι		Ι	I				Ι	Ι	I			I		0000
5	15:0	:0 LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX
	31:16	16 —	Ι	Ι		Ι	Ι				Ι	Ι			1	Ι		0000
3	15:0	0 ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	0DCD8	ODCD7	ODCD6	ODCD5	ODCD4	орсрз	ODCD2	ODCD1	ODCD0	XXXX
	31:16	16 —	I	Ι		Ι	I				Ι	Ι	Ι			I		0000
	15:0	0 CNPUD15	5 CNPUD14	CNPUD13	CNPUD12	CNPUD11	CNPUD10	CNPUD9	CNPUD8	CNPUD7	CNPUD6	CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	XXXX
	31:16	16 —	I	Ι		Ι	I				Ι	Ι	Ι			I		0000
	15:0	0 CNPDD15	5 CNPDD14	CNPDD13	CNPDD12	CNPDD11	CNPDD10	CNPDD9	CNPDD8	CNPDD7	CNPDD6	CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	XXXX
	31:16 0ND	16 —	I	Ι	Ι											Ι		0000
5	15:0	0N 0N		SIDL	Ι											Ι		0000
	31:16	16 —	I		Ι	I			I	I	I	Ι	I	I				0000
CINE	15:0	0 CNIED15	CNIED14	CNIED13	CNIED12	CNIED11	CNIED10	CNIED9	CNIED8	CNIED7	CNIED6	CNIED5	CNIED4	CNIED3	CNIED2	CNIED1	CNIED0	XXXX
	31:16	16		Ι		I	I	I	I	I	I	Ι	Ι	Ι	Ι	I	I	0000
6390 CNSTATD	TATD 15:0	0 CNS TATD15	CN STATD14	CN STATD13	CN STATD12	CN STATD11	CN STATD10	CN STATD9	CN STATD8	CN STATD7	CN STATD6	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	XXXX
Legend: Note 1:	 x = Unknown valu All registers in thi more information. 	x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.	ı Reset; — = le have corr∈	: Unimpleme ssponding C	nted, read as LR, SET and	s '0'; Reset I INV regist∈	as '0'; Reset values are shown in hexadecimal nd INV registers at its virtual address, plus an c	hown in he ual address	exadecimal. s, plus an o	ffset of 0x4	, 0x8 and 0	xC, respect	tively. See	Section 12.	2 "CLR, SE	ET, and INV	Registers	" for

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 151

PIC32MX330/350/370/430/450/470

Bits

Nesets Resets

I6/0

171

18/2

19/3

20/4

21/5

22/6

23/7

24/8

25/9

26/10

27/11

28/12

29/13

30/14

31/15

agnsA fia

Register Name⁽¹⁾

virtual Address (BF88_#)

000E

I

ANSELD1

ANSELD2

ANSELD3

I T

I T

I I

T T

I

I I

T I I I I L Т

I

I

T L T I

31:16

15:0

ANSELD

6300

I I

I

1 L L

L T

31:16

TRISD

6310

15:0

000

0000

XXXX 0000 XXXX

TRISD0

TRISD1

FRISD2

TRISD3

TRISD4

TRISD5

TRISD6

TRISD7

TRISD8

TRISD9

RISD10

FRISD11

I

1

1

I

I I

PIC32MX330/350/370/430/450/470

XXXX 0000 XXXX 0000 XXXX 0000 XXXX

LATD0

LATD1

LATD2

LATD3

LATD4 ODCD4

LATD5

LATD6

LATD7

LATD8

LATD9 ODCD9

LATD10

LATD11

I

I L

I I

I L

15:0

31:16

LATD

6330

I

I

L L T L 1 T L L I L I T

I

1

1

I

I

I

I

0000

RD0

RD1

RD2

RD3

RD4

RD5

RD6

RD7

RD8

RD9

RD10

RD11

I

I

I

31:16

PORTD

5320

L

I

I Т

15:0

I

I

I

I

I

I

I

I

0000 0000

L

L

0000

I I

L T

L L

L

L I T

L I

L L

L

CNPDD0

CNPDD1

CNPDD2

CNPDD3

CNPDD4

CNPDD5

CNPDD6

CNPDD7

CNPDD8

CNPDD9

CNPDD10

CNPDD11

L I

L T

SIDL

NO

15:0

31:16

CNEND

6380

15:0

I

L

L T I L

L T L I

31:16

CNCOND

6370

1

15:0

31:16

CNPDD

6360

CNPUD0

CNPUD1

CNPUD2

CNPUD3

CNPUD4

CNPUD5

CNPUD6

CNPUD7

CNPUD8

CNPUD9

CNPUD10

CNPUD11

L

1 I

ODCD0

ODCD1

ODCD2

ODCD3

ODCD5

ODCD6

ODCD7

ODCD8

ODCD10

ODCD11

T T

1

1

15:0

31:16

ODCD

6340

I L 1

I L 1

31:16

CNPUD

6350

15:0

XXXX

CN STATD0

CN STATD1

CN STATD2

CN STATD3

CN STATD4

CN STATD5

CN STATD6

CN STATD7

CN STATD8

CN STATD9

CN STATD10

CN STATD11

x = Unknown value on Reset; — = Unimplemented, All registers in this table have corresponding CLR, S more information.

÷ Legend: Note 1:

for

1, read as '0'; Reset values are shown in hexadecimal. SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers"

0000

I

I

1

I

1

XXX

CNIED0

CNIED1

CNIED2

CNIED3

CNIED4

CNIED5

CNIED6

CNIED7

CNIED8

CNIED9

CNIED10

CNIED11

L I

I

31:16 15:0

CNSTATD

6390

I

T

I

I

I

1

I

I

Т

L L

L L

1

1

T

DS60001185H-page 152

TABL

PORTE REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, DIC32MX430F0641 DIC32MX450F4381 DIC33MX450F2561 DIC32MX470F5421 DEVICES ONLV **TABLE 12-9**:

		Ы	C32MX4	30F064	L, PIC3	PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L,)F128L,	PIC32N	1X450F2	256L, PI	PIC32MX470F512L	470F512	IL DEVI	DEVICES ONLY	۲Y				
		e								B	Bits								
Virtual Addr (BF88_#)	Register ⁽¹⁾ əmsN	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/21	16/0	All Resets
0010		31:16	Ι	Ι	Ι	Ι	I		Ι	1	I		I	I	1	I	I	1	0000
6400	ANSELE	15:0			Ι	Ι	1		1	-	ANSELE7	ANSELE6	ANSELE5	ANSELE4		ANSELE2	1	1	00F4
6410	TDICE	31:16	Ι	Ι	-	Ι	Ι	Ι	Ι	1			Ι	I	Ι	Ι	Ι		0000
2 ₽		15:0	Ι	Ι	Ι	Ι	Ι	Ι	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	XXXX
0013		31:16	Ι	Ι	-	Ι	Ι	Ι	Ι	1			Ι	I	Ι	Ι	Ι	I	0000
0420		15:0							RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX
6440	I ATE	31:16	Ι	Ι	-	Ι	Ι	Ι	Ι	1			Ι	I	Ι	Ι	Ι	I	0000
0440		15:0	Ι	Ι	Ι	Ι	Ι		LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX
0110		31:16	Ι		Ι	I	1	Ι	Ι	1	Ι	1			I	I		I	0000
0440		15:0							ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	XXXX
6450		31:16	I		-	I	1	Ι	Ι	1	Ι	1			I	I		I	0000
04:00	CINTUE	15:0	Ι		Ι	Ι	Ι		CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPDE3	CNPUE2	CNPUE1	CNPUE0	XXXX
0979		31:16	I			I	Ι		Ι	Ι				I				I	0000
0400	CNFUE	15:0							CNPDE9	CNPDE8	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	XXXX
6470		31:16				I			I		Ι					I		I	0000
	CIACCIAL	15:0	NO		SIDL	I							1			I			0000
61 BU	ONENE	31:16	I	Ι	Ι	Ι		I		Ι			1			I		I	0000
0010	CINEINE	15:0	I		Ι	Ι	Ι		CNIEE9	CNIEE8	CNIEE7	CNIEE6	CNIEE5	CNIEE4	CNIEE3	CNIEE2	CNIEE1	CNIEE0	XXXX
		31:16	I	Ι	Ι	I		I		Ι	I		1			I	I	I	0000
6490	CNSTATE	15:0	I		I	I	I	I	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	XXXX
Legend: Note 1		 x = Unknown val All registers in thi more information 	x = Unknown value on Reset; — = Unimplemented, read All registers in this table have corresponding CLR, SET a more information.	teset; — = have corre	Unimpleme sponding C	nted, read ₅ LR, SET an	as '0'; Reset values are shown in hexadecimal nd INV registers at its virtual address, plus an c	t values are ters at its v	e shown in ł irtual addre	hexadecime ss, plus an	as '0'; Reset values are shown in hexadecimal. nd INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	4, 0x8 and ()xC, respect	ively. See S	Section 12.3	2 "CLR, SE	T, and INV	Registers	" for

PIC32MX330/350/370/430/450/470

© 2012-2019 Microchip Technology Inc.

Nesets Resets XXXX XXXX XXXX XXXX XXXX 0000 00F4 0000 0000 0000 0000 **CNPUE0 ODCE0 RISEO** LATEO REO 16/0 T I CNPUE1 **TRISE1** LATE1 ODCE1 RE1 171 I PORTE REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, **ANSELE2 CNPUE2** TRISE2 **ODCE2** RE2 LATE2 18/2 PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES ONLY **CNPDE3 TRISE3 ODCE3** LATE3 RE3 19/3 I ANSELE4 **CNPUE4** TRISE4 ODCE4 LATE4 RE4 20/4 **ANSELE5 TRISE5 CNPUE5** LATE5 ODCE5 RE5 21/5 1 **ANSELE6** TRISE6 **CNPUE6** LATE6 ODCE6 RE6 22/6 1 **ANSELE7 CNPUE7 TRISE7 ODCE7** LATE7 23/7 RE7 Bits 24/8 I I I I I I L I I T 25/9 I I I I I I I L 1 T I T 26/10 T I I I L I L L I I 1 1 27/11 I L T I L T I I 1 I L 1 28/12 I I I I I Ì I I I I T Т 29/13 I I I I I I T T I 30/14 T I I I I I I I I 31/15 I Ì I L I L T I I I 1 31:16 31:16 31:16 31:16 31:16 31:16 15:0 31:16 15:0 15:0 15:0 15:0 15:0 agnsA ti8 **TABLE 12-10:** ANSELE CNPUE TRISE PORTE ODCE Register Name⁽¹⁾ LATE 6410 6400 6420 6440 6440 6450 (#_887a) virtual Address

PIC32MX330/350/370/430/450/470

XXXX

CNPDE0

CNPDE1

CNPDE2

CNPDE3

CNPDE4

CNPDE5

CNPDE6

CNPDE7

L L

L I

l I

L L

L I I I

L I I I I

L I I L

L I

L

L L

L

31:16

CNCONE

6470

15:0

CNPDE

6460

SIDL

S

15:0

I I

l 1

0000 0000 XXXX 0000

I

L

I I

0000

I I XXXX

CN STATE0

S

CNIEE0

CNIEE

CNIEE2

CNIEE3

CNIEE4

CNIEE5

CNIEE6

CNIEE7

I

I

I

I

I

I

I

CNSTATE

6490

I I

1

1 I

T I

I I

31:16 15:0 31:16

CNENE

6480

T

1

I

I

for

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" f more information. STATE1 CN STATE2 CN STATE3 CN STATE4 CN STATE5 CN STATE6 CN STATE7 Т 15:0 ÷ Legend: Note 1

TABLE 12-11: PORTF REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, AND PIC32MX370F512L DEVICES

		All Resets	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX C	0000	XXXX C	0000	0000	0000	XXXX (0000	xxxx (<mark>)rs</mark> " for
		16/0	I	TRISF0	Ι	RF0	Ι	LATFO	Ι	ODCF0	Ι	CNPUF0	Ι	CNPDF0	Ι	Ι	Ι	CNIEF0	Ι	CN STATF0	IV Registe
		1/11	I	TRISF1	I	RF1		LATF1	—	ODCF1		CNPUF1	I	CNPDF1	—	Ι	—	CNIEF1	Ι	CN STATF1	ET, and IN
		18/2	I	TRISF2	I	RF2	Ι	LATF2	Ι	ODCF2	Ι	CNPUF2	I	CNPDF2	Ι	Ι	Ι	CNIEF2	Ι	CN STATF2	2 "CLR, S
		19/3	I	TRISF3	I	RF3	Ι	LATF3	I	ODCF3	Ι	CNPDF3	I	CNPDF3	I	I	I	CNIEF3	I	CN STATF3	Section 12
		20/4	I	TRISF4	I	RF4		LATF4		ODCF4		CNPUF4	I	CNPDF4		I		CNIEF4	I	CN STATF4	ctively. See
		21/5	I	TRISF5	I	RF5	I	LATF5	Ι	ODCF5	I	CNPUF5	I	CNPDF5	Ι	I	Ι	CNIEF5	I	CN STATF5	0xC, respec
		22/6	I	TRISF6	I	RF6	I	LATF6	I	ODCF6	I	CNPUF6	I	CNPDF6	I	1	I	Ι	1	Ι	4, 0x8 and i
•	\$	23/7	I	TRISF7	I	RF7		LATF7	Ι	ODCF7		CNPUF7	I	CNPDF7	Ι	I	Ι	CNIEF7	I	CN STATF7	ıl. offset of 0x
	Bits	24/8	I	TRISF8	I	RF8		LATF8	Ι	ODCF8		CNPUF8	I	CNPDF8	Ι	I	Ι	CNIEF8	I	CN STATF8	as '0;; Reset values are shown in hexadecimal nd INV registers at its virtual address, plus an c
		25/9	I	I	I	Ι		I	Ι	Ι		I	I	I	Ι	I	Ι	Ι	Ι	l	e shown in ⁄irtual addre
		26/10	I	I	I	I		I				I	I	I		I			I	-	et values ar sters at its v
		27/11	I	I	I	Ι	I	I	Ι	Ι	I	I	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	as '0'; Rese nd INV regi
		28/12	I	TRISF12	I	RF12	I	LATF12	I	ODCF12	I	CNPUF12	I	CNPDF12	I	I	I	CNIEF12	I	CN STATF12	ented, read CLR, SET al
		29/13	I	TRISF13	I	RF13		LATF13		ODCF13		CNPUF13	I	CNPDF13		SIDL		CNIEF13	I	CN STATF13	- Unimpleme esponding (
		30/14	I	1	1	1	I	Ι	I	Ι	I		1		I	1	I		1	Ι	x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.
ONLY		31/15	I	I	1	Ι	I	I			I	1	1	Ι		NO			Ι	I	wn value on s in this tabl
0	6	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	 x = Unknown valu All registers in this more information.
		Register Name ⁽¹⁾		LKIN			1 1 1	LAIF		500										6590 CNSTATF	
		Virtual Addr (#_8878)		0100	0020	0700	0020	0500	6EAO	0400	0220	0000	0000	0000		0/00	6500	0000		6590	Legend: Note 1

PIC32MX330/350/370/430/450/470

© 2012-2019 Microchip Technology Inc.

TABLE 12-12: PORTF REGISTER MAP FOR PIC32MX430F064L, PIC32MX450F128L, PIC32MX450F256L, AND PIC32MX470F512L DEVICES

ĺ		All Resets	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	0000	0000	XXXX	0000	XXXX	" for
		16/0	I	TRISF0	I	RFO	I	LATF0		ODCF0	I	CNPUF0		CNPDF0		Ι	I	CNIEF0		CN STATF0	V Registers
		17/1	I	TRISF1	I	RF1	Ι	LATF1	Ι	ODCF1	Ι	CNPUF1	Ι	CNPDF1	Ι		I	CNIEF1	Ι	CN STATF1	s '0'; Reset values are shown in hexadecimal. d INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers " for
		18/2	Ι	TRISF2	Ι	RF2	Ι	LATF2	-	ODCF2	Ι	CNPUF2	-	CNPDF2	-		I	CNIEF2	-	CN STATF2	2.2 "CLR, S
		19/3	I	TRISF3	1	RF3	Ι	LATF3	Ι	ODCF3	Ι	CNPDF3	Ι	CNPDF3	Ι	I	I	CNIEF3	Ι	CN STATF3	Section 12
•		20/4	Ι	TRISF4	Ι	RF4	Ι	LATF4	Ι	ODCF4	Ι	CNPUF4	Ι	CNPFF4	Ι	Ι	Ι	CNIEF4	Ι	CN STATF4	ctively. See
		21/5	I	TRISF5	Ι	RF5	Ι	LATF5	Ι	ODCF5	Ι	CNPUF5	Ι	CNPDF5	Ι	Ι	Ι	CNIEF5	Ι	CN STATF5	0xC, respe
		22/6	I	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	x4, 0x8 and
•	Bits	23/7	Ι	Ι	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	al. i offset of 0)
	Bi	24/8	Ι	TRISF8	Ι	RF8	Ι	LATF8	Ι	ODCF8	Ι	CNPUF8	Ι	CNPDF8	Ι		I	CNIEF8	Ι	CN STATF8	hexadecim ess, plus an
		25/9	I	1	Ι	Ι	—	Ι	—	—	—	1	—	—	—			—	—	—	e shown in /irtual addre
		26/10	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		I	Ι	Ι	Ι	et values ar sters at its ^v
		27/11	I	1	Ι	Ι	—	Ι	—	—	—	1	—	—	—			—	—	—	as '0'; Res nd INV regi
		28/12	I	TRISF12	Ι	RF12	-	LATF12	Ι	ODCF12	-	CNPUF12	Ι	CNPDF12	Ι	-	Ι	CNIEF12	Ι	CN STATF12	ented, read CLR, SET a
		29/13	I	TRISF13	I	RF13	—	LATF13	—	ODCF13	—	CNPUF13	—	CNPDF13	—	SIDL	-	CNIEF13	—	CN STATF13	= Unimplem esponding (
		30/14	I	1	I	1	—	Ι	—	—	—	Ι	—	—	—	—	-	—	—	—	Reset; — : le have corr
ONLY		31/15	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	NO	I	Ι	Ι	-	x = Unknown value on Reset; — = Unimplemented, read as '0;; Reset values are shown in hexadecimal All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an c more information.
0	(Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	 × = Unknown vali All registers in thi more information.
		Register ^(↑) əmsN		IKIN		LINUK	1 11													6590 CNSTATF	
	SSƏ	Virtual Addr (8F88_#)	01.0	01.00	100	0700	6500	0000	CE 10	0.400	6550	neco	GEED	0000	CE 70	0/00	CEOU	0000		6590	Legend: Note 1

TABLE 12-13: PORTF REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, AND PIC32MX370F512H DEVICES

		Resets All	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	0000	0000	XXXX	0000	XXXX	s" for
		16/0	I	TRISF0	Ι	RF0	Ι	LATF0	Ι	ODCF0	Ι	CNPUF0	Ι	CNPDF0		Ι	Ι	CNIEF0	Ι	CN STATF0	V Register
		1/11	I	TRISF1	I	RF1		LATF1	-	ODCF1	-	CNPUF1		CNPDF1		-	-	CNIEF1	-	CN STATF1	ET, and IN
		18/2	I	TRISF2	Ι	RF2	-	LATF2	Ι	ODCF2	Ι	CNPUF2	-	CNPDF2	Ι	Ι	Ι	CNIEF2		CN STATF2	2.2 "CLR, S
		19/3	I	TRISF3	Ι	RF3	Ι	LATF3	Ι	ODCF3	Ι	CNPUF3	Ι	CNPDF3	I	Ι	Ι	CNIEF3	Ι	CN STATF3	Section 12
		20/4	I	TRISF4	Ι	RF4	-	LATF4	Ι	ODCF4	Ι	CNPUF4	-	CNPDF4	I	Ι	Ι	CNIEF4		CN STATF4	ctively. See
		21/5	I	TRISF5	Ι	RF5	Ι	LATF5	Ι	ODCF5	Ι	CNPUF5	Ι	CNPDF5	Ι	Ι	Ι	CNIEF5		CN STATF5	0xC, respe
		22/6	I	TRISF6	Ι	RF6	Ι	LATF6	Ι	ODCF6	Ι	CNPUF6	Ι	CNPDF6	Ι	Ι	Ι	Ι		Ι	as '0'; Reset values are shown in hexadecimal. nd INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for
	Bits	23/7	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	al. 1 offset of 0;
	B	24/8	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	hexadecim ess, plus ar
		25/9	I	I	I	Ι		Ι	-	-	-	Ι		Ι	-	-	-	Ι	-	—	e shown in virtual addr
		26/10	I	I	Ι	Ι	-	Ι	Ι	Ι	Ι	Ι	-	Ι	Ι	Ι	Ι	Ι		Ι	as '0'; Reset values are shown in hexadecimal nd INV registers at its virtual address, plus an c
		27/11	I	Ι	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		Ι	l as '0'; Res and INV reg
		28/12	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	iented, reac CLR, SET a
		29/13	I	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	SIDL	Ι	Ι	Ι	Ι	= Unimplen responding
		30/14	I	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	n Reset; — le have cor
ONLY		31/15	I	I	1	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	NO	Ι	Ι		Ι	\mathbf{x} = Unknown value on Reset; — = Unimplemented, read All registers in this table have corresponding CLR, SET a more information.
0	6	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	Unkno register re infor
		Register ⁽¹⁾ amaN		1 CINI			1 1 1													6590 CNSTATF	
		Virtual Addr (#_8878)		01 00	66.00	0760	66.00	0000	EE AD	0.400	GEED	neco	0000	naca	6670	0/00	6600	0000		6590	Legend: Note 1:

© 2012-2019 Microchip Technology Inc.

PIC32MX330/350/370/430/450/470

TABLE 12-14: PORTF REGISTER MAP FOR PIC32MX430F064H, PIC32MX450F128H, PIC32MX450F256H, AND PIC32MX470F512H DEVICES

		NA Resets	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	XXXX	0000	0000	0000	XXXX	0000	XXXX	for
		16/0	0	TRISF0 x	0	RF0 ×	0	LATF0 ×	0	ODCF0 x	0	CNPUF0 x	0	CNPDF0 ×	0	0	0 -	CNIEF0 ×	0	CN STATF0 x	10; Reset values are shown in hexadecimal. INV recisters at its virtual address olus an offset of 0x4_0x8 and 0xC, respectively. See Section 12.2 "CLR. SET and INV Recisters" for
		1/11	I	TRISF1	I	RF1	I	LATF1	Ι	ODCF1	Ι	CNPUF1	Ι	CNPDF1	Ι	Ι	Ι	CNIEF1	Ι	CN STATF1	ET. and INV
		18/2	I	Ι	1	Ι	I	Ι	I	Ι	Ι		I	Ι	I	I	Ι	Ι	Ι	Ι	2.2 "CLR. 5
		19/3	I	TRISF3	I	RF3	I	LATF3	I	ODCF3	I	CNPUF3	I	CNPDF3	Ι	I	Ι	CNIEF3	Ι	CN STATF3	Section 13
		20/4	I	TRISF4	I	RF4	I	LATF4	I	ODCF4	I	CNPUF4	Ι	CNPDF4	I	I	I	CNIEF4	I	CN STATF4	ctively. See
		21/5	I	TRISF5	I	RF5	I	LATF5	Ι	ODCF5	I	CNPUF5	Ι	CNPDF5	Ι	Ι	Ι	CNIEF5	Ι	CN STATF5	0xC. respe
		22/6	Ι	I	Ι	Ι	Ι	Ι	Ι		Ι		-	Ι	Ι	Ι		Ι		-	x4. 0x8 and
	Bits	23/7	Ι	I	I	Ι	Ι	Ι	Ι		Ι		Ι	Ι	Ι	Ι		Ι		Ι	nal. Di offset of 0:
	Bi	24/8	Ι	I		Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι			Ι		-	is '0'; Reset values are shown in hexadecimal d INV registers at its virtual address plus an o
		25/9	I	I	I	I	I	Ι	I	Ι	I	Ι	Ι	I	Ι	I	Ι	I	Ι	I	re shown in virtual addr
		26/10	I	1	Ι	Ι	Ι	Ι	Ι		Ι	-	-	Ι	Ι	Ι		Ι		-	set values a listers at its
		27/11	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι		Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	d as '0'; Re and INV rec
		28/12	Ι	1	1	Ι	1	Ι		Ι	1		Ι	1			Ι	1	Ι	Ι	= Unimplemented, read a responding CLR_SET an
		29/13	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	SIDL	Ι	Ι	Ι	Ι	= Unimpler responding
		30/14	Ι	1	Ι	Ι	I	Ι	I	Ι	1		Ι	1	Ι	I	Ι	1	Ι	Ι	x = Unknown value on Reset; — = Unimplemented, read as All redisters in this table have corresponding CLR_SET and
		31/15	Ι	1	1	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι	Ι	NO	Ι	Ι	Ι	Ι	 x = Unknown value on Reset; — All registers in this table have cor
	e	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	- Unkno registe
		Register ^(↑) əmsN		TCINI		FURIF		LAIF												6590 CNSTATF	
ę	(ssə.	Virtual Addr (#_8878)		0100		0200	6500	0500	GEAD	0100	GEED	0000	0000	0000	6670	0.00	6500	0000		6590	Legend: Note 1

PORTG REGISTER MAP FOR PIC32MX330F064L, PIC32MX350F128L, PIC32MX350F256L, PIC32MX370F512L, DIC32MX430F064L DIC32MX450F128L DIC32MX450F356L AND DIC32MX470F543L DEVICES ONLY TABLE 12-15:

		Ĺ		400100		00421N120	1 1 2 0 L'	110021		ZOOL, AI		UT 120L, FIC3ZIMA430L 230L, AND FIC3ZIMA4/0131ZL DEVICES ONET				-			
		(Bits	S								
Virtual Addro (#_8838)	Register ^(†) əmsN	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	IIA Resets
		31:16	Ι		Ι	Ι	Ι	Ι	Ι		Ι				1	Ι	Ι	Ι	0000
0000	ANSELG	15:0	1	1	Ι	I	1	I	ANSELG9	ANSELG8	ANSELG7	ANSELG6	Ι		1	1	1	Ι	0100
6610		31:16	Ι		1	1		Ι	Ι	1	Ι	Ι			Ι	Ι	Ι	Ι	0000
01 00		15:0	TRISG15	TRISG14	TRISG13	TRISG12	Ι	Ι	TRISG9	TRISG8	TRISG7	TRISG6	Ι	Ι	TRISG3	TRISG2	TRISG1	TRISG0	XXXX
0000		31:16	I	1	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	0000
0200	D NOL	15:0	RG15	RG14	RG13	RG12		Ι	RG9	RG8	RG7	RG6		Ι	RG3 ⁽²⁾	RG2 ⁽²⁾	RG1	RG0	XXXX
6620		31:16			Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
0000		15:0	LATG15	LATG14	LATG13	LATG12		Ι	LATG9	LATG8	LATG7	LATG6		Ι	LATG3	LATG2	LATG1	LATG0	XXXX
0000		31:16	Ι	Ι	Ι	Ι	Ι	-	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
0040		15:0	ODCG15	ODCG14	ODCG13	ODCG12	Ι	Ι	ODCG9	ODCG8	ODCG7	ODCG6	Ι	Ι	ODCG3	ODCG2	ODCG1	ODCG0	XXXX
CEED		31:16	Ι		Ι		Ι	Ι			Ι	I		Ι	Ι	Ι	I	I	0000
0000		15:0		CNPUG14	CNPUG15 CNPUG14 CNPUG13 CNPUG12	CNPUG12		Ι	CNPUG9	CNPUG8	CNPUG7	CNPUG6	Ι	Ι	CNPUG3	CNPUG2	CNPUG1	CNPUG0	XXXX
0000		31:16	Ι	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι			Ι	Ι	Ι	Ι	0000
0000		15:0	CNPDG15	CNPDG14	CNPDG15 CNPDG14 CNPDG13 CNPDG12	CNPDG12		Ι	CNPDG9	CNPDG8	CNPDG7	CNPDG6			CNPDG3	CNPDG2	CNPDG1	CNPDG0	XXXX
6670		31:16	Ι		Ι	Ι	I	Ι	Ι		Ι			Ι				Ι	0000
		15:0	ON		SIDL	Ι	I	Ι	Ι	Ι	Ι			I	Ι			Ι	0000
66 80	UNENC	31:16	Ι	Ι	Ι	Ι	Ι	Ι			Ι			Ι	Ι	-	I	Ι	0000
0000		15:0	CNIEG15	CNIEG14	CNIEG13	CNIEG12			CNIEG9	CNIEG8	CNIEG7	CNIEG6			CNIEG3	CNIEG2	CNIEG1	CNIEGO	XXXX
		31:16		Ι	Ι		I				Ι	Ι		Ι	Ι	-	I		0000
6690	6690 CNSTATG	15:0	CN STATG15	CN STATG14	CN STATG13	CN STATG12		I	CN STATG9	CN STATG8	CN STATG7	CN STATG6	I	I	CN STATG3	CN STATG2	CN STATG1	CN STATG0	XXXX
Legend: Note 1	÷.	 x = Unknown vali All registers in thi more information 	wn value on s in this tabl ìation.	Reset; — = e have corre	x = Unknown value on Reset; — = Unimplemented, read All registers in this table have corresponding CLR, SET a more information.		as '0'; Rest d INV regi	et values al sters at its	as '0'; Reset values are shown in hexadecimal nd INV registers at its virtual address, plus an o	hexadecima sss, plus an	ıl. offset of 0x4	as '0'; Reset values are shown in hexadecimal. nd INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	xC, respec	tively. See	Section 12	.2 "CLR, S	ET, and IN	V Register	s" for
	2: This	s bit only	y implemen	ted on devic	ces without	This bit only implemented on devices without a USB module.	le.												

© 2012-2019 Microchip Technology Inc.

PIC32MX330/350/370/430/450/470

PORTG REGISTER MAP FOR PIC32MX330F064H, PIC32MX350F128H, PIC32MX350F256H, PIC32MX370F512H, PIC32MX430F064H PIC32MX450F128H PIC32MX450F256H AND PIC32MX470F542H DEVICES ONI V TABLE 12-16:

		ĩ	PIC32MX430F064H, PIC32MX450	430FU6	4H, PIC	3ZIMA4	0F128F	1, PIC3	2MX4501	FZ56H, /		UF128H, PIC32MIX450F256H, AND PIC32MIX4/0F512H DEVICES ONLY	0F51ZH			~			
		(Bi	Bits								
Virtual Addro (#_8878)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	IIA Resets
0000		31:16	I	I	I	Ι	I	Ι	Ι	Ι	Ι	I	I	I	1	I	I	Ι	0000
0000	ANSELG	15:0	I	I	I	1	1	I	ANSELG9	ANSELG8	ANSELG7	ANSELG6	I	I	1	1	1	1	01C0
6640	COLOT	31:16		Ι	Ι		1	I	Ι	Ι	Ι	1	1	I	1	1	1	1	0000
01.00	ספואו	15:0	1	Ι	1	1	1	1	TRISG9	TRISG8	TRISG7	TRISG6	I	I	TRISG3	TRISG2	1	1	XXXX
0000	OTOOO	31:16	I	Ι	Ι	1	1	I	Ι	Ι	Ι	I	1	1	1	1	1	I	0000
0200	רטעופ	15:0		Ι	Ι	1	I	Ι	RG9	RG8	RG7	RG6	I	Ι	RG3 ⁽²⁾	RG2 ⁽²⁾	1	Ι	XXXX
0000		31:16	I	Ι	I	1	1	I	Ι	Ι	Ι	I	1	1	1	1	1	I	0000
0000	LAIG	15:0		Ι	Ι	1	1	Ι	LATG9	LATG8	LATG7	LATG6	I	I	LATG3	LATG2	1	1	XXXX
0700		31:16	I	I	I	Ι	Ι		Ι	Ι	Ι	Ι	I	1	1				0000
0040	0000	15:0		Ι	Ι	1	1	Ι	ODCG9	ODCG8	ODCG7	ODCG6	I	I	ODCG3	ODCG2	1	1	XXXX
0200		31:16	I	I	I	Ι	Ι		Ι	Ι	Ι	Ι	I	I	1				0000
0000		15:0	Ι	Ι	I	Ι		Ι	CNPUG9	CNPUG8	CNPUG7	CNPUG6			CNPUG3 (CNPUG2		Ι	XXXX
CEED		31:16	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι						Ι	0000
0000	SUL DO	15:0		Ι	Ι	Ι	Ι	Ι	CNPDG9	CNPDG8	CNPDG7	CNPDG6	Ι	Ι	CNPDG3	CNPDG2			XXXX
6670		31:16		Ι	I		Ι	I			Ι	Ι				I	I		0000
0.00		15:0	NO	Ι	SIDL		Ι	I	Ι		Ι	Ι				I	I		0000
66 PU	CNENC	31:16	Ι	Ι			Ι	I			Ι	Ι	I			I	I		0000
0000	CINEINO	15:0		Ι	I	I	Ι	I	CNIEG9	CNIEG8	CNIEG7	CNIEG6	I	I	CNIEG3	CNIEG2	I		XXXX
		31:16			Ι				Ι			Ι							0000
6690	CNSTATG	15:0	-	Ι	-	—	I	-	CN STATG9	CN STATG8	CN STATG7	CN STATG6	I	I	CN STATG3	CN STATG2	I		XXXX
Legend: Note 1		Unknov egisters	${ m x}$ = Unknown value on Reset; — All registers in this table have cor	Reset; — : e have corr	= Unimplen esponding	x = Unknown value on Reset; — = Unimplemented, read a All registers in this table have corresponding CLR, SET an		set values a listers at its	as '0'; Reset values are shown in hexadecimal d INV registers at its virtual address, plus an c	i hexadecim ess, plus an	al. I offset of 0x	as '0'; Reset values are shown in hexadecimal. Ind INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	xC, respect	tively. See \$	Section 12.	2 "CLR, SE	T, and INV	Registers	" for
	2: This	more information. This bit is only av	nation. nly availabl	e on device	s without a	more intormation. This bit is only available on devices without a USB module	e.												

PIC32MX330/350/370/430/450/470

26/10 26/3 24/3 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/0 26/0 ···· ··· ···
I I
Image: constraint of the sector of
1 1
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $
···· ···· <th< td=""></th<>
$\left(\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \left(\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $
··· ···
··· ···
Image: constraint of the
1 1
····································
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $
$ \ \ \ \ \ \ \ \ \ \ \ \ \ $
····································
1 1
$ \left[\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$ \left[\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \left[\begin{array}{cccccccccccccccccccccccccccccccccccc$
Image: constraint of the state of the s
Image: constraint of the state of the s
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Image: constraint of the state of the st
····································
· · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
· ·
U1RXR<3:0>

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 161

TABLI	TABLE 12-17:		IPHER.	AL PIN	PERIPHERAL PIN SELECT INPU		- REGIS	TER M	AP (COI	T REGISTER MAP (CONTINUED)	<u>í</u>								
sse		,								Bits	s								
Virtual Addre (#_0878)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	st∋esЯ IIA
L L		31:16	1	I	I	1	I	1	1	1	1	I	1		1	1	1		0000
FA54	UTCTER	15:0	1		1	I		1	1	1	1	1	I	I		U1CTSR<3:0>	₹<3:0>		0000
		31:16			I	Ι		1	1				1	I	I	I	I	I	0000
0CA1	NZRAR	15:0		Ι		Ι	Ι	Ι	Ι				Ι			U2RXR<3:0>	<3:0>		0000
		31:16				I		Ι	Ι						Ι		Ι	Ι	0000
CAT	NZUISK	15:0		Ι		Ι	Ι	Ι	Ι				Ι			U2CTSR<3:0>	₹<3:0>		0000
c L		31:16			I	I	I	I	1	1			I		I	I	I	I	0000
FA60	U3KXK	15:0		I	1	I		I	1	1	1	1	1	I		U3RXR<3:0>	<3:0>		0000
C 4		31:16			I	Ι		1	1				1	I	I	I	I	I	0000
FA04	U3CI 3K	15:0			I	I		I					I			U3CTSR<3:0>	₹<3:0>		0000
co L		31:16			I	I	I	I	1	1			I		I	I	I	I	0000
ΓA08	U4RAR	15:0			I	I		Ι					I			U4RXR<3:0>	<3:0>		0000
		31:16			I	I	I	Ι					I		Ι		Ι	I	0000
LADU	04013R	15:0		Ι		Ι	Ι	Ι	Ι				Ι			U4CTSR<3:0>	₹<3:0>		0000
	(1)02030	31:16		Ι		Ι	Ι	Ι	Ι				Ι		Ι	Ι	Ι	Ι	0000
LAIO		15:0						Ι	Ι							U5RXR<3:0>	<3:0>		0000
	IEOTOD(1)	31:16						Ι	Ι						Ι			Ι	0000
LA/4		15:0														U5CTSR<3:0>	R<3:0>		0000
L A O A		31:16																	0000
1404		15:0														SDI1R<3:0>	<3:0>		0000
ΕΛαρ	0100	31:16		Ι	I		I			I				I				I	0000
		15:0														SS1R<3:0>	<3:0>		0000
Č		31:16						Ι							Ι		Ι		0000
0641	NZINC	15:0														SDI2R<3:0>	<3:0>		0000
		31:16						Ι							I				0000
1A34	N200	15:0														SS2R<3:0>	<3:0>		0000
		31:16																	0000
		15:0	I				I	I	Ι		I	I				REFCLKIR<3:0>	IR<3:0>		0000
Legend: Note 1:		nknown v egister is	/alue on R∈ ⊧ not availat	\mathbf{x} = unknown value on Reset; — = unimplemen This register is not available on 64-pin devices.	= unimplemented, read a 34-pin devices.	ed, read as	'0'. Reset	values are	ls '0'. Reset values are shown in hexadecimal	exadecimal.									

DS60001185H-page 162

© 2012-2019 Microchip Technology Inc.

TABL	TABLE 12-18:	PER	PERIPHERAL PIN SELECT OUT	VL PIN (SELECI	r outp	UT REG	PUT REGISTER MAP	MAP										
SS										Bits	s								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəsəЯ IIA
	(1)07770	31:16	1		1	1	1	1	1	1	1	1	1	1	1	1	1		0000
FB30		15:0				Ι	Ι	Ι	1		1					RPA14<3:0>	<3:0>)	0000
	(1)	31:16	I	I	Ι		Ι	1	1		I	1			1	I	I		0000
FB3C	KFA15K'	15:0	I	I	1	Ι	Ι	I	I	Ι	I	1	1	1		RPA15<3:0>	<3:0>		0000
		31:16	1	1	1	Ι	1	1	1	1	1	1	1	1	1	1	1	1	0000
FB40	KFBUK	15:0	I	I	1	Ι	I	1	1	1	1	1	I	I		RPB0<3:0>	3:0>		0000
		31:16	1	1	1	Ι	I	1	1	1	1	1	1	1	1	1	1	1	0000
FB44	ארשוא	15:0	1		1		1					1				RPB1<3:0>	3:0>		0000
		31:16	1				1			1		1	1	1	1	1			0000
FB48	KPB2K	15:0	1	1	1		1	1				1				RPB2<3:0>	3:0>		0000
		31:16	1	1	1	Ι	Ι	1	1	1	1	1	1	1	1		1		0000
FB4C	KPB3K	15:0	1			I	1			1		1	1			RPB3<3:0>	3:0>		0000
		31:16	1	1	I	Ι	I	1	1	1	1	1	1	1	1	1	1	1	0000
FB54	КГВ ОК	15:0	1	1	1	I	Ι	1	1	1	1	1	1	1		RPB5<3:0>	3:0>		0000
		31:16	I	I	Ι		Ι	I	I	I	I	1	1	1	1	I	I		0000
FB30	KFBOK	15:0	1	Ι	I	I	Ι	I	I	Ι	I	1	I	Ι		RPB6<3:0>	3:0>		0000
	0200	31:16	I				Ι								I				0000
	א ים א	15:0	1													RPB7<3:0>	3:0>	0	0000
		31:16	I			I	Ι					1			I				0000
	NOGTN	15:0	I	Ι		Ι	Ι									RPB8<3:0>	3:0>)	0000
		31:16	I																0000
7004	אשמיא	15:0	I				Ι									RPB9<3:0>	3:0>)	0000
LDEO		31:16	I			I	Ι					1			1				0000
000		15:0	I				Ι									RPB10<3:0>	<3:0>	0	0000
ER78	RDR11R	31:16					Ι			Ι			Ι	Ι					0000
-	-	15:0		Ι			Ι	I	Ι	Ι	Ι	1				RPB14<3:0>	<3:0>		0000
EB70	PDB15P	31:16					Ι			Ι									0000
2		15:0					Ι			Ι						RPB15<3:0>	<3:0>	0	0000
	(1) (1)	31:16	I	Ι		I	Ι			Ι		1			1	1	I		0000
		15:0	I	I	Ι		Ι									RPC1<3:0>	3:0>	0	0000
	(1) (1)	31:16	I			Ι	Ι												0000
000		15:0	I	Ι			Ι			Ι						RPC2<3:0>	3:0>	0	0000
	(1) (1)	31:16	I	Ι			Ι			Ι						1	I		0000
-	Ś	15:0				Ι				Ι						RPC3<3:0>	3:0>	0	0000
Legend: Note		iknown v egister is egister is	x = unknown value on Reset; —= unimplemented, read as '0.' F This register is not available on 64-pin devices. This register is only available on devices without a USB module.	set; — = ur le on 64-pii ble on devii	nimplement in devices. ices without	ed, read as t a USB mo	s '0'. Reset	= unimplemented, read as '0'. Reset values are shown in hexadecimal 34-pin devices. devices without a USB module.	hown in he.	xadecimal.									
		egister is	This register is not available on 64-pin devices with a USB	le on 64-pi.	in devices w	vith a USB	module.												

© 2012-2019 Microchip Technology Inc.

TABL	TABLE 12-18:	PER	IPHER	AL PIN	PERIPHERAL PIN SELECT OUT		PUT REGISTER MAP (CONTINUED)	SISTER	MAP (C	ONTINU	JED)								
ss										Bits	ş								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stэsэЯ IIA
11	(1)	31:16	1	I	1	1	1	1	1	1	1	1	1	1	1	1	1	I	0000
FB90	RPC4R ¹¹	15:0		I		I		I	1	I	1		1		-	RPC4<3:0>	3:0>		0000
		31:16	Ι	I	1	I	I	I	I	1	1	1	I	I	I	I	I	1	0000
FBB4	KPC13K	15:0	1	Ι	Ι		1		1	1	1	1	1	1		RPC13<3:0>	3:0>		0000
		31:16	I	I	1	I	1	I	I	1	1	1	1	I	I	I	I	1	0000
FBB8	XFC14X	15:0		Ι	Ι	I	I	I	1	Ι	Ι	I	I	Ι		RPC14<3:0>	<3:0>		0000
		31:16	Ι	I	1	1	I	Ι	I	1	1	1	1	I	I	I	I	I	0000
FBCU	KFUUK	15:0		I		1	1	1	1	1	1	1	1	1		RPD0<3:0>	3:0>		0000
		31:16	I	1	I	I	1	1	I	1	1	1	1	1	I	I	I	1	0000
FBC4	אדטוא	15:0	1	I	1	1	1	1	1	1	1	1	1	1		RPD1<3:0>	3:0>		0000
		31:16	I	I	1	I	1	I	I	1	1	1	1	I	I	I	I	1	0000
PBC8	KFUZK	15:0		Ι	1	1	1	Ι	Ι	1	1	Ι	1	Ι		RPD2<3:0>	3:0>		0000
		31:16	Ι	Ι		Ι	Ι	Ι	Ι				Ι	Ι		Ι	Ι		0000
FBCC	KPU3K	15:0		I		1	1	1	1	1	1	1	1	1		RPD3<3:0>	3:0>		0000
		31:16	Ι	Ι	Ι			1	Ι		1			Ι		1	1		0000
FBUU	74017	15:0	Ι	I	1	I	I	Ι	I	1	1	1	1	I		RPD4<3:0>	3:0>		0000
		31:16	I	I	1	I	1	I	I	1	1	1	1	I	I	I	I	1	0000
FBU4	KFUSK	15:0		Ι	1	1	1	Ι	Ι	1	1	Ι	1	Ι		RPD5<3:0>	3:0>		0000
		31:16																	0000
LDEU	KFUOK	15:0														RPD8<3:0>	3:0>		0000
		31:16	Ι																0000
70 14	RFUSR	15:0	I													RPD9<3:0>	3:0>		0000
CDC0	001000	31:16		Ι															0000
		15:0	Ι		Ι	I	Ι		Ι							RPD10<3:0>	<3:0>		0000
	a110aa	31:16	Ι	I	Ι	I	Ι	Ι	Ι			Ι	I	Ι	Ι	I	I	1	0000
-		15:0						Ι								RPD11<3:0>	<3:0>		0000
FRED	RDD10R(1)	31:16		Ι			Ι					Ι						1	0000
5		15:0	Ι			Ι	Ι		Ι		1	Ι				RPD12<	3:0>		0000
LDC0	(1)011000	31:16				I			I							I	I		0000
5		15:0														RPD14<3:0>	<3:0>		0000
	DD16D(1)	31:16				I				1	1	1	1						0000
		15:0				I			I		1	Ι				RPD15<3:0>	<3:0>		0000
	DDE3D	31:16									1							1	0000
	Ì	15:0		Ι			Ι					Ι				RPE3<3:0>	3:0>		0000
Legend: Note 1 2		known v egister is egister is	x = unknown value on Reset; — This register is not available on (This register is only available on	x = unknown value on Reset; —= unimplemen This register is not available on 64-pin devices. This register is only available on devices withou	 = unimplemented, read 34-pin devices. devices without a USB 	x = unknown value on Reset; — = unimplemented, read as '0'. F This register is not available on 64-pin devices. This register is only available on devices without a USB module.	'0'. Reset v dule.	as '0'. Reset values are shown in hexadecimal module.	hown in he.	xadecimal.									
		egister is	not availab	ile on 64-pi	in devices v	This register is not available on 64-pin devices with a USB module	nodule.												

TABLE	E 12-18:		IPHER	JL PIN	PERIPHERAL PIN SELECT OUT		UT REG	PUT REGISTER MAP (CONTINUED)	MAP (C	ONTINU	JED)								
SS										Bits	s								
Virtual Addre (BF80_#)	rətergister 9msN	9gnsA ji8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	stəsəЯ IIA
		31:16											1						0000
FC14	KPEDK	15:0		I	1	I	Ι	1	1	1	1	1	1			RPE5<3:0>	<3:0>		0000
	(1)	31:16	1	I	Ι	I	Ι	1	I	I	I	1	I	I	I	1	I	I	0000
FC20	KPE8K~	15:0	1	Ι	1	Ι	1	1		1	1	1	1			RPE8<3:0>	<3:0>		0000
		31:16		I		1	Ι	1	1	1	1	1	1	1	I	1	I	1	0000
FC24	KPE9K''	15:0	1	Ι	1	Ι	1	1		1	1	1	1			RPE9<3:0>	<3:0>		0000
		31:16	1	1	1		1	1	1	1	1						1	1	0000
FC40	KPFUK	15:0	1	I		I			1	1	1	1	1	1		RPF0<3:0>	:3:0>		0000
		31:16	Ι	I	1	Ι	1	1	1	1	1	1	1	1	1	I		1	0000
РС44	KPF1K	15:0	1	1	1	1	1	1	1	1	1	1				RPF1<3:0>	:3:0>		0000
	00000	31:16	I	I	I	I	I	1	I	1	1	1	1	1	I	I	I	I	0000
FC48	KPFZKW	15:0	I	I	Ι	I	Ι	1	I	I	I	I	1	1		RPF2<3:0>	:3:0>		0000
	DDF0D(2)	31:16	1	I	Ι	I	Ι	1	I	I	I	1	1	I	I	1	I	I	0000
РС4С	KPF3K-	15:0		I	I	1	Ι	1	1	1	1	1	1	1		RPF3<3:0>	:3:0>		0000
		31:16	I	I	Ι	1	Ι	1	I	I	I	1	1	1	I	1	Ι	I	0000
LC00	KTT4K	15:0	I	I	I	1	Ι	1	I	I	I	1	1	I		RPF4<3:0>	(3:0>		0000
		31:16			I		I	I	I	I	I	1			I		Ι	Ι	0000
1C04	КГГОК	15:0			Ι											RPF5<3:0>	:3:0>		0000
	0000 (Z)	31:16	Ι	I	Ι			I	Ι		I		I		Ι		Ι	I	0000
LC30	KPF0K	15:0		I												RPF6<3:0>	:3:0>		0000
	(1)00000	31:16			Ι			I	Ι						Ι			Ι	0000
rcon	KFF8K	15:0		Ι	Ι	Ι		1				1	1			RPF8<3:0>	:3:0>		0000
	(1) 001200	31:16		I															0000
202		15:0	Ι	I	Ι		Ι	Ι	I	Ι	Ι		1	Ι		RPF12<3:0>	<3:0>		0000
EC74	RDE13R(1)	31:16		Ι	Ι	Ι	Ι	Ι	1			Ι	1		Ι	1			0000
5		15:0														RPF13<3:0>	<3:0>		0000
FCRO	RDC/DB(1)	31:16	Ι		Ι			I	Ι	Ι	Ι				Ι		Ι	Ι	0000
-		15:0	Ι		Ι	Ι	Ι	Ι	Ι	Ι	Ι		I	Ι		RPG0<3:0>	<3:0>		0000
	(1) (1)	31:16			Ι		Ι		I	I	I				Ι		Ι	I	0000
5		15:0											1			RPG1<3:0>	<3:0>		0000
		31:16		I	Ι					1	1							Ι	0000
1000		15:0			Ι		Ι		I		I					RPG6<3:0>	<3:0>		0000
	02000	31:16							1				1						0000
-	5	15:0			Ι											RPG7<3:0>	<3:0>		0000
Legend: Note 1 2		iknown v. ∋gister is ∍gister is	x = unknown value on Reset; — = unimplemen This register is not available on 64-pin devices. This register is only available on devices withou	set; — = ur le on 64-pi ble on devi	x = unknown value on Reset;	ed, read as t a USB mo	dule.	s '0'. Reset values are shown in hexadecimal. odule.	hown in he	xadecimal.									
		egister is	not availat	ile on 64-pi	This register is not available on 64-pin devices with a USB module.	vith a USB	module.												

© 2012-2019 Microchip Technology Inc.

		etəzəЯ IIA	0000	0000	0000	0000	
		16/0	1				
		17/1	Ι	RPG8<3:0>		RPG9<3:0>	
		18/2		RPG8	-	RPG9	
		19/3	1				
		20/4	Ι	Ι	I	Ι	
		21/5		I		I	
		22/6	Ι	Ι		Ι	
(UED)	Bits	23/7	Ι	Ι	I	Ι	н.
PUT REGISTER MAP (CONTINUED)	ш	24/8		I		Ι	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal This register is not available on 64-pin devices. This register is only available on devices without a USB module. This register is not available on 64-pin devices with a USB module.
MAP (25/9				Ι	t ni nyon in t
GISTEF		26/10		I		Ι	t values are
PUT RE		27/11	Ι	Ι	Ι	Ι	as '0'. Rese nodule. 3 module.
T OUTI		28/12		I	I	Ι	nted, read a ut a USB m with a USE
I SELEC		29/13		I		Ι	x = unknown value on Reset; — = unimplemented, read as '0'. Re: This register is not available on 64-pin devices. This register is only available on devices without a USB module. This register is not available on 64-pin devices with a USB module.
TABLE 12-18: PERIPHERAL PIN SELECT OUTI		30/14				Ι	Reset; — = able on 64- ilable on de able on 64-
RIPHEF		31/15		Ι		Ι	value on F is not avail is only ava is not avail
E E E		Bit Range	31:16	15:0	31:16	15:0	nknown egister egister egister
E 12-18:		Register Name		20012			
TABL	SS	Virtual Addre (8F80_#)		LCAU		440L	Legend: Note 1 3

DS60001185H-page 166

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_	_	—	_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	—	_		_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	-	—	_			—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		[pin name	?]R<3:0>	

REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [*pin name*]**R**<3:0>: Peripheral Pin Select Input bits Where [*pin name*] refers to the pins that are used to configure peripheral input mapping. See Table 12-1 for input pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	—	_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	_	—	-	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	_	—	_	—	_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_				RPnR	<3:0>	

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 **RPnR<3:0>:** Peripheral Pin Select Output bits See Table 12-2 for output pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_		_		_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	-	_		_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	SIDL	-	_	—	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_				_			_

REGISTER 12-3: CNCONX: CHANGE NOTICE CONTROL FOR PORTX REGISTER (X = A – G)

Legend:	
---------	--

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Change Notice (CN) Control ON bit

1 = CN is enabled

- 0 = CN is disabled
- bit 14 Unimplemented: Read as '0'

bit 13 **SIDL:** Stop in Idle Control bit

1 = CPU Idle Mode halts CN operation

0 = CPU Idle does not affect CN operation

bit 12-0 Unimplemented: Read as '0'

13.0 TIMER1

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. "Timers"** (DS60001105), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

This family of PIC32 devices features one synchronous/ asynchronous 16-bit timer that can operate as a freerunning interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (SOSC) for Real-Time Clock (RTC) applications.


FIGURE 13-1: TIMER1 BLOCK DIAGRAM

The following modes are supported:

- Synchronous Internal Timer
- Synchronous Internal Gated Timer
- Synchronous External Timer
- Asynchronous External Timer

13.1 Additional Supported Features

- Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)



^{© 2012-2019} Microchip Technology Inc.

0000 0000

0000

0000 FFFF

0000

L I 1

steseЯ IIA

16/0

ontro 3-1:	Control Registers	TIMER1 REGISTER MAP	
	ontrc	3-1:	
	13.2	TABLE 13-1:	

	17/1	I	TCS	Ι		Ι	
	18/2	I	TSYNC				
	19/3	I	Ι	Ι		I	
	20/4	I	TCKPS<1:0>	Ι		Ι	
	21/5	I	TCKP	Ι		I	
Bits	22/6	I	Ι	Ι		Ι	
	23/7	I	TGATE		TMR1<15:0>	I	PR1<15:0>
	24/8		-	—	TMR1	Ι	PR1<
	25/9	I	-	—		-	
	26/10	I	Ι	Ι		-	
	27/11		JIWT	—			
	28/12	I	TWDIS	Ι		Ι	
	29/13	I	SIDL	-		-	
	30/14	I	Ι	Ι		Ι	
	31/15	I	NO	—		-	
e	Bit Range	31:16	15:0	31:16	15:0	31:16	15:0
	Register Name ⁽¹⁾		00	TADA		100	
ssə	vbbA IsutriV (#_0878)	0000	0000	0640	0 00	0620	0200

 ${f x}$ = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information. Legend: Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—			—	_	-	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	—	_	_	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—	SIDL	TWDIS	TWIP	_	-	_
7.0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
7:0	TGATE	_	TCKPS	S<1:0>		TSYNC	TCS	_

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15	ON: Timer On bit ⁽¹⁾
	1 = Timer is enabled
	0 = Timer is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	1 = Discontinue operation when device enters Idle mode0 = Continue operation even in Idle mode
bit 12	TWDIS: Asynchronous Timer Write Disable bit
	 1 = Writes to TMR1 are ignored until pending write operation completes 0 = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)
bit 11	TWIP: Asynchronous Timer Write in Progress bit
	In Asynchronous Timer mode:
	1 = Asynchronous write to TMR1 register in progress
	0 = Asynchronous write to TMR1 register complete
	In Synchronous Timer mode: This bit is read as '0'.
bit 10-8	Unimplemented: Read as '0'
bit 7	TGATE: Timer Gated Time Accumulation Enable bit
	When TCS = 1:
	This bit is ignored.
	When TCS = 0:
	1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled
bit 6	Unimplemented: Read as '0'
bit 5-4	TCKPS<1:0>: Timer Input Clock Prescale Select bits
	11 = 1:256 prescale value
	10 = 1:64 prescale value
	01 = 1:8 prescale value
	00 = 1:1 prescale value
bit 3	Unimplemented: Read as '0'
Note 1:	When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2
 TSYNC: Timer External Clock Input Synchronization Selection bit

 When TCS = 1:
 1 = External clock input is synchronized

 0 = External clock input is not synchronized

 When TCS = 0:

 This bit is ignored.

 bit 1

 TCS: Timer Clock Source Select bit

 1 = External clock from TxCKI pin
 - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

14.0 TIMER2/3, TIMER4/5

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS60001105), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MX330/350/370/430/450/470 family of devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- Synchronous external 16-bit timer


Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer
- Note: In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

14.1 Additional Supported Features

- · Selectable clock prescaler
- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 in 16-bit mode, Timer2/ 3 in 32-bit mode)
- Fast bit manipulation using CLR, SET, and INV registers

FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)



^{© 2012-2019} Microchip Technology Inc.




FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)⁽¹⁾

3/15 30/14 29/13 28/13 28/14 28/14 28/15 21/14 28/15 21/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/14 18/15 71/15 <th7< th=""><th>Bits 31/15 30/14 28/13 28/13 28/13 28/13 28/13 28/13 28/13 28/14 19/3 18/3 11/14 16/0 10/15 10</th><th>TABLE 14-1:</th><th></th><th>TIMER</th><th>2 THRO</th><th>TIMER2 THROUGH TIMER5 REGISTER MAP</th><th>MER5 RI</th><th>EGISTE</th><th>R MAP</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th7<>	Bits 31/15 30/14 28/13 28/13 28/13 28/13 28/13 28/13 28/13 28/14 19/3 18/3 11/14 16/0 10/15 10	TABLE 14-1:		TIMER	2 THRO	TIMER2 THROUGH TIMER5 REGISTER MAP	MER5 RI	EGISTE	R MAP											
3014 2813 2814 2814 2814 2814 2814 1812 1711 1812 1812 1711 1812 1812 1711 1812 1812 1711 1812 1812 1711 1812 <th< th=""><th>15 3014 2913 2913 2913 2913 2913 2913 2913 2913 2914 493 103 103 <</th><th>e</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Bi</th><th>its</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>s</th></th<>	15 3014 2913 2913 2913 2913 2913 2913 2913 2913 2914 493 103 103 <	e									Bi	its								s
Image: 1	··· ··· <th>gnsЯ ji8 w</th> <th>e</th> <th>1/15</th> <th>30/14</th> <th>29/13</th> <th>28/12</th> <th>27/11</th> <th>26/10</th> <th>25/9</th> <th>24/8</th> <th>23/7</th> <th>22/6</th> <th>21/5</th> <th>20/4</th> <th>19/3</th> <th>18/2</th> <th>1/11</th> <th>16/0</th> <th>təzəЯ IIA</th>	gnsЯ ji8 w	e	1/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	təzəЯ IIA
1 S10L - - Toke	0N i= SIDL i= i	31:16		I	1	1	1		1	1	Ι	1	1	1	I	I	I	Ι	Ι	0000
Image: 1	···· ···· ···· ···· ···· ······ ······ ······ ······ ······ ······ ······· ······· ······· ······· ········ ··········· ··················· ····································	15:00 15:0		NO	I	SIDL		I	1		Ι	TGATE		TCKPS<2:0>		T32	I	TCS	I	0000
1 1	1	31:16		Ι	Ι	Ι	I	I	1	I	I	1	I		I	I	I	I	Ι	0000
Image: 1	$ \begin{array}{ $	15:0									TMR2-	<15:0>								0000
1 1	PR2<15.0> PR2 P	31:16		I	I	Ι	I	I	1	I	Ι	1	Ι	I	I	I	I	I	Ι	0000
1 1 <td></td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PR2<</td> <td>15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>FFF</td>		15:0									PR2<	15:0>								FFF
1 1	0N ID ID<	31:16		I	I	Ι	I		I	I	I	1	I	I	I	I	I	I	I	0000
1 1	000 000 000 000 <td< td=""><td>15:0</td><td></td><td>NO</td><td>1</td><td>SIDL</td><td>1</td><td> </td><td>1</td><td>I</td><td>Ι</td><td>TGATE</td><td></td><td>TCKPS<2:0></td><td></td><td>I</td><td>I</td><td>TCS</td><td>Ι</td><td>0000</td></td<>	15:0		NO	1	SIDL	1		1	I	Ι	TGATE		TCKPS<2:0>		I	I	TCS	Ι	0000
Image: 15, 10 Image: 15, 10<	TMR3<15:0- TMR3<15:0- TMR3<15:0- TMR3<15:0- TMR3<15:0- TMR3<15:0- TMR3<16:0- TMR3<16:0- <td>31:16</td> <td></td> <td>I</td> <td>1</td> <td>1</td> <td>I</td> <td> </td> <td>1</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>1</td> <td>I</td> <td>I</td> <td>I</td> <td>0000</td>	31:16		I	1	1	I		1	I	I	1	I	I	I	1	I	I	I	0000
1 1	u u	15:0									TMR3-	<15:0>								0000
PR3<415:0 PR3 PR3<415:0 PR3<415:0 PR3 PR3 PR3 PR3 <th< td=""><td>PR3<15:0> PR3<15:0> PR3 PR3<15:0> PR3 PR3</td><td>31:16</td><td></td><td> </td><td>Ι</td><td> </td><td>Ι</td><td> </td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>Ι</td><td>I</td><td> </td><td>Ι</td><td>-</td><td>Ι</td><td>0000</td></th<>	PR3<15:0> PR3 PR3<15:0> PR3	31:16			Ι		Ι		Ι	Ι	Ι	Ι	Ι	Ι	I		Ι	-	Ι	0000
1 1	··· ··· <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PR3<</td> <td>15:0></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>FFFF</td>	15:0									PR3<	15:0>								FFFF
1 SIDL TGATE TCKPS<2:> 132 TCS 1 1 1 1 1 1 1	ON — SIDL — — TGATE TCKPS<20> T32 — TCS — 000 000 000 000 000 000 000 000	31:16 31:16		1	1	Ι			1	I	Ι	1	I	I	I	I	I	I	Ι	0000
<t< td=""><td> 000 000 000 000 000 000 0</td><td>15:0</td><td></td><td>NO</td><td>Ι</td><td>SIDL</td><td>Ι</td><td>1</td><td>1</td><td>I</td><td>Ι</td><td>TGATE</td><td></td><td>TCKPS<2:0></td><td></td><td>T32</td><td>1</td><td>TCS</td><td>Ι</td><td>0000</td></t<>	000 000 000 000 000 000 0	15:0		NO	Ι	SIDL	Ι	1	1	I	Ι	TGATE		TCKPS<2:0>		T32	1	TCS	Ι	0000
Image: Series Image: Series<	TMR4<15:0> TMR4<15:0> 0000 - - - - - - - - 000 - - - - - - - - - - 000 - - - - - - - - - - 000 - - - - - - - - - 000 - - - - - - - - - - 000 ON - - - - - - - - - 000 ON - - - - - - - - 000 000 ON - - - - - - - - 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000	31:16 31:16		Ι	Ι	1	1	Ι	1	I	Ι	1	1	I	I	I	I	Ι	Ι	0000
1 1	<t< td=""><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>TMR4</td><td><15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	15:0									TMR4	<15:0>								0000
PR4<15:0>	PR4<15:0> FFR4 000 ON SIDL 000 ON 1 0000 ON 1 1 1 1 0000 0000 0000 0000 0000 0000 0000	31:16		I	Ι	I	Ι		Ι	Ι	Ι	Ι	Ι	Ι	I	I	Ι		Ι	0000
	000 ON SIDL TCKPS<2:0> 000 ON Image: Colored colore colored colored colored colored colored colored colored	15:0									PR4<	15:0>								FFFF
- SIDL - - - TGATE TCKPS<2:> - - TCS - - - - - - - - TGATE TCKPS<2:> - - 1 - - 1 - - 1 - - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - - 1 - 1 - 1 - 1 -	ON SIDL TGATE TCKPS<2:0> 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 <td>31:16</td> <td>_</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td> </td> <td>I</td> <td>Ι</td> <td>I</td> <td> </td> <td>Ι</td> <td>0000</td>	31:16	_	Ι	Ι	Ι	Ι		Ι	Ι	Ι	Ι	Ι		I	Ι	I		Ι	0000
- - - - - - - - TMR5<15:0> - - - - - - - PR5<15:0> - - - - - - -	- - - - - - - - - - - - 000 - - - - - - - - - - 000 - - - - - - - - - 0000 - - - - - - - - 0000 - - - - - - - - - 0000 - - - - - - - - - - 0000 - - - - - - - - - 0000 - - - - - - - - - - 0000 - - - - - - - - - - - 0000 - - - - - - - - - -	15:0	_	NO	Ι	SIDL	Ι		Ι	Ι	Ι	TGATE		TCKPS<2:0>			Ι	TCS	Ι	0000
TMR5<15:0> TMR5<15:0> -	TMR5<15:0> 0000 - - - - - - - 0000 Wn value on Reset; = unimplemented, read as '0'. Reset values are shown in hexadecimal. PR5<15:0> PR5<15:0> PR5<15:0> PR5<15:0>	31:16 TMDE 31:16		I	Ι		Ι		I	Ι	Ι	Ι	Ι	Ι	I		I		Ι	0000
- - - - - - - PR5<15:0>	- - - - - - - - - 000 PR5<15:0> PR5<15:0> FFFF FFFF FFFF FFFF wn value on Reset;= unimplemented, read as '0'. Reset values are shown in hexadecimal. - - - - - 000	15:0									TMR5	<15:0>								0000
	FFFF wn value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	31:16		I	Ι		Ι		I	Ι	Ι	Ι	Ι	Ι	I		Ι		Ι	0000
	wn value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	15:0									PR5<	15:0>								FFF
All registers in this table have corresponding CLK, SET and INV registers at their virtual addresses, plus offsets of UX4, UX8 and UXC, respectively. See Section 12.2 "CLK, SET, and INV Registers" for more information.																				

© 2012-2019 Microchip Technology Inc.

Control Register

14.2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	-	-	-	—	-	-	—
22,16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		-	—	—	—	—	-	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,3)	_	SIDL ⁽⁴⁾	_	—	_	_	—
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
7:0	TGATE ⁽³⁾	Т	CKPS<2:0> ^{(;}	3)	T32 ⁽²⁾		TCS ⁽³⁾	—

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15	ON: Timer On bit ^(1,3)
	1 = Module is enabled
	0 = Module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit ⁽⁴⁾
	1 = Discontinue operation when device enters Idle mode0 = Continue operation even in Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	TGATE: Timer Gated Time Accumulation Enable bit ⁽³⁾
	When TCS = 1:
	This bit is ignored and is read as '0'.
	When TCS = 0:
	 1 = Gated time accumulation is enabled
	0 = Gated time accumulation is disabled
bit 6-4	TCKPS<2:0>: Timer Input Clock Prescale Select bits ⁽³⁾
	111 = 1:256 prescale value
	110 = 1:64 prescale value
	101 = 1:32 prescale value
	100 = 1:16 prescale value
	011 = 1:8 prescale value
	010 - 1.1 proceeds value

- 010 = 1:4 prescale value
- 001 = 1:2 prescale value
- 000 = 1:1 prescale value

Note 1: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

- 2: This bit is available only on even numbered timers (Timer2 and Timer4).
- **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3 and Timer5). All timer functions are set through the even numbered timers.
- 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

DS60001185H-page 176

REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER (CONTINUED)

- bit 3 T32: 32-Bit Timer Mode Select bit⁽²⁾
 - 1 = Odd numbered and even numbered timers form a 32-bit timer
 - 0 = Odd numbered and even numbered timers form a separate 16-bit timer
- bit 2 Unimplemented: Read as '0'
- bit 1 **TCS:** Timer Clock Source Select bit⁽³⁾
 - 1 = External clock from TxCK pin
 - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit is available only on even numbered timers (Timer2 and Timer4).
 - **3:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer3 and Timer5). All timer functions are set through the even numbered timers.
 - 4: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.

^{© 2012-2019} Microchip Technology Inc.

NOTES:


15.0 WATCHDOG TIMER (WDT)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32). The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle





^{© 2012-2019} Microchip Technology Inc.

		6									Bits								s
Virtual Addr (BF80_#)	Register ^(†) əmsN	egnsЯ ji8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
		31:16	I	I	I	I	I	I	I	I	I	I	I	I	I	I	1	1	0000
0000	WULCON	15:0	NO	1	1	1		1	1	1	1		SN	SWDTPS<4:0>	4		WDTWINEN WDTCLR 0000	NDTCLR	0000
Legend:		unknow	n value or	n Reset; —	- = unimplen	\mathbf{x} = unknown value on Reset; — = unimplemented, read as '	1 as '0'. Re	set values	0'. Reset values are shown in hexadecimal.	in hexadec	imal.								
Note 1:	4	egisters	in this tab	ole have co	orresponding	Il registers in this table have corresponding CLR, SET and		gisters at th	heir virtual a	addresses,	plus offsets	3 of 0x4, 0x6	3 and 0xC, re	espectively.	See Sectic	n 12.2 "CL	INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	VV Registe	rs" for
	more	nore information.	nation.																

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	_	—		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	_	—	_	—	—
45-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON ^(1,2)	—	_	_	—	_	—	—
7.0	U-0	R-y	R-y	R-y	R-y	R-y	R/W-0	R/W-0
7:0			S	WDTPS<4:0	>		WDTWINEN	WDTCLR

REGISTER 15-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Legend:	y = Values set from Conf	iguration bits on POR	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: Watchdog Timer Enable bit^(1,2)
 1 = Enables the WDT if it is not enabled by the device configuration
 0 = Disable the WDT if it was enabled in software
- bit 14-7 **Unimplemented:** Read as '0'
- bit 6-2 **SWDTPS<4:0>:** Shadow Copy of Watchdog Timer Postscaler Value from Device Configuration bits On reset, these bits are set to the values of the WDTPS <4:0> of Configuration bits.
- bit 1 WDTWINEN: Watchdog Timer Window Enable bit
 - 1 = Enable windowed Watchdog Timer
 - 0 = Disable windowed Watchdog Timer
- bit 0 WDTCLR: Watchdog Timer Reset bit
 - 1 = Writing a '1' will clear the WDT
 - 0 = Software cannot force this bit to a '0'
- **Note 1:** A read of this bit results in a '1' if the Watchdog Timer is enabled by the device configuration or software.
 - 2: When using the 1:1 PBCLK divisor, the user software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

© 2012-2019 Microchip Technology Inc.

NOTES:

16.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:


- Simple capture event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
 - Capture timer value on every edge (rising and falling)
 - Capture timer value on every edge (rising and falling), specified edge first.

- Prescaler capture event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts



© 2012-2019 Microchip Technology Inc.

16.1 Control Register

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24				—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
20.10	—	_	_	—	—	—	—	—
15:8	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
	ON ⁽¹⁾		SIDL	—	_	—	FEDGE	C32
7:0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
Legend:								
R = Readabl	e bit		W = Writable	e bit	U = Unimple	emented bit		
-n = Bit Value	e at POR: ('0',	'1'. x = unkno	wn)		P = Prograr		r = Reserve	ed bit
		,	/					
bit 31-16	Unimplemen	ted: Read as	; '0'					
bit 15	ON: Input Ca	pture Module	Enable bit ⁽¹⁾)				
	1 = Module is							
	0 = Disable a	nd recet mod	ula disahla d	clocks disable	e interrupt ge	eneration and	allow SFR n	nodificatio
	0 Biodolo d	nu reset mou						
bit 14	Unimplemen							
bit 14 bit 13		ted: Read as	; '0'					
	Unimplemen	ited: Read as Idle Control PU Idle mode	s '0' bit					
bit 13	Unimplemen SIDL: Stop in 1 = Halt in Cl	ited: Read as Idle Control PU Idle mode to operate in	s 'o' bit CPU Idle mo					
	Unimplemen SIDL: Stop in 1 = Halt in CI 0 = Continue	ted: Read as Idle Control U Idle mode to operate in ted: Read as	s '0' bit CPU Idle mo s '0'	ode		//<2:0> = 110)	
bit 13 bit 12-10	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement	ted: Read as I dle Control PU Idle mode to operate in ted: Read as t Capture Edg ising edge fir	s 'o' bit CPU Idle mo s 'o' ge Select bit (st	ode		/<2:0> = 110)	
bit 13 bit 12-10	Unimplement SIDL: Stop in 1 = Halt in CH 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture f	ated: Read as I Idle Control PU Idle mode to operate in Ited: Read as t Capture Edg ising edge fir falling edge fir	s '0' bit CPU Idle mo s '0' ge Select bit (st rst	ode		/<2:0> = 110)	
bit 13 bit 12-10 bit 9	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture n	ted: Read as I dle Control PU Idle mode to operate in ted: Read as t Capture Edg rising edge fir falling edge fir capture Selec	s '0' bit CPU Idle mo s '0' ge Select bit (st st rst t bit	ode		//<2:0> = 110)	
bit 13 bit 12-10 bit 9	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for C32: 32-bit C	ated: Read as a Idle Control PU Idle mode to operate in ated: Read as t Capture Edg rising edge fir calling edge fir capture Selec er resource o	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit apture	ode		/<2:0> = 110)	
bit 13 bit 12-10 bit 9	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture fr C32: 32-bit C 1 = 32-bit tim	ated: Read as a Idle Control PU Idle mode to operate in ated: Read as t Capture Edg ising edge fir calling edge fir capture Selec er resource c er resource c	; '0' bit CPU Idle mo ; '0' ge Select bit (st st st t bit apture apture	ode (only used in	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture f 0 = Capture f C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim	ted: Read as I dle Control PU Idle mode to operate in ted: Read as t Capture Edg ising edge fir alling edge fir apture Selec er resource c er resource c er Select bit (I the counter s	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for ca	ode (only used in ct timer selec pture	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for C32: 32-bit Cf 1 = 32-bit time 0 = 16-bit time ICTMR: Time 0 = Timer3 is 1 = Timer2 is	ted: Read as I dle Control PU Idle mode to operate in ted: Read as Capture Edg rising edge fir calling edge fir capture Selec er resource of er resource of er Select bit (I the counter s	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for cal source for cal	ode (only used in ct timer selec pture	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8 bit 7	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture of 0 = Capture of C32: 32-bit C 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is	ted: Read as a Idle Control PU Idle mode to operate in ated: Read as t Capture Edg ising edge fir capture Selec er resource of er resource of er resource of the counter s the counter s errupt Control	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for cap source for cap bits	ode (only used in ct timer selec pture pture	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8 bit 7	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 10 = Interrup	ted: Read as I dle Control PU Idle mode to operate in ted: Read as t Capture Edg ising edge fir alling edge fir apture Selec er resource o er resource o er resource o er Select bit (I the counter s the counter s errupt Control ot on every fo ot on every th	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for ca source for ca bits urth capture e	ode (only used in ct timer selec pture pture event vent	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8 bit 7	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture of 0 = Capture of C32: 32-bit CT 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 01 = Interrup 01 = Interrup	ted: Read as I dle Control PU Idle mode to operate in Ited: Read as t Capture Edg ising edge fir alling edge fir apture Selec er resource of er resource of er Select bit (I the counter s the counter s errupt Control of on every fo of on every th of on every se	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture Does not affe source for cap source for cap urth capture e cond capture	ode (only used in ct timer selec pture pture event vent	mode 6, ICN			
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture fr C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 0 = Interrup 00 = Interrup	ted: Read as I dle Control PU Idle mode to operate in Ited: Read as Capture Edg rising edge fir Capture Select er resource of er resource of er Select bit (I the counter s the counter s the counter s errupt Control of on every fo of on every se of on every ca	s '0' bit CPU Idle mo s '0' ge Select bit (st st t bit apture apture Does not affe source for ca source for ca source for ca source for ca bits urth capture event	ode (only used in ct timer selec pture pture event vent e event	mode 6, ICM			
bit 13 bit 12-10 bit 9 bit 8 bit 7	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture fr C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 01 = Interrup 00 = Interrup ICOV: Input C	ted: Read as a Idle Control PU Idle mode to operate in ated: Read as t Capture Edg ising edge fir falling ed	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit apture apture cource for cap source for cap source for cap bits urth capture event ird capture event flow Status F	ode (only used in ct timer selec pture pture event vent e event a event	mode 6, ICM			
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture fr C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 1 = Interrup	ted: Read as a Idle Control PU Idle mode to operate in ated: Read as t Capture Edg ising edge fir falling ed	s '0' bit CPU Idle mo s '0' ge Select bit (st st st t bit apture apture Does not affe source for cal source for cal source for cal bits urth capture event flow Status F has occurred	ode (only used in ct timer select pture pture event vent e event lag bit (read- d	mode 6, ICM			
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5 bit 4	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture for 0 = Capture for C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 00 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 01 = Interrup 00 = Interrup	ted: Read as I dle Control PU Idle mode to operate in Ited: Read as t Capture Edg ising edge fir calling edge fir capture Selec er resource of er resource of er resource of the counter s the counter s the counter s errupt Control of on every fo of on every tho of on every se of on every ca Capture Over ture overflow capture overflow	5 '0' bit CPU Idle mo 5 '0' ge Select bit (st st st t bit apture apture Does not affe source for ca source for ca bits urth capture of cource for ca source for ca bits urth capture of cource for ca source for ca bits urth capture of cource for ca bits urth capture of cource for ca bits urth capture of cource for ca bits urth capture of cource for ca bits bits urth capture of cource for ca bits cource for ca cource for ca bits cource for ca bits cource for ca cource for ca cource for ca cource for ca cource for ca for ca for ca for ca for ca for ca for ca for ca for ca for ca	ode (only used in ct timer selec pture pture event vent e event lag bit (read- d urred	mode 6, ICM tion when C			
bit 13 bit 12-10 bit 9 bit 8 bit 7 bit 6-5	Unimplement SIDL: Stop in 1 = Halt in CF 0 = Continue Unimplement FEDGE: First 1 = Capture fr 0 = Capture fr C32: 32-bit Cf 1 = 32-bit tim 0 = 16-bit tim ICTMR: Time 0 = Timer3 is 1 = Timer2 is ICI<1:0>: Inter 11 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 0 = Interrup 1 = Interrup	ted: Read as I dle Control PU Idle mode to operate in Ited: Read as Capture Edg rising edge fir Capture Select er resource of er resource of er Select bit (I the counter s the counter s the counter s the counter s carrupt Control of on every fo of on every fo of on every se of on every se of on every se of on every ca Capture Over ture overflow capture overflow	s '0' bit CPU Idle mo s '0' ge Select bit of st st t bit apture apture Does not affe source for ca source for ca source for ca source for ca to the source for ca source f	ode (only used in ct timer selec pture pture event vent e event lag bit (read- d urred y Status bit (r	mode 6, ICM stion when C only)	32 (ICxCON<	:8>) is '1')	

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

DS60001185H-page 184

REGISTER 16-1: ICxCON: INPUT CAPTURE 'x' CONTROL REGISTER (CONTINUED)

- bit 2-0 ICM<2:0>: Input Capture Mode Select bits
 - 111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)
 - 110 = Simple Capture Event mode every edge, specified edge first and every edge thereafter
 - 101 = Prescaled Capture Event mode every sixteenth rising edge
 - 100 = Prescaled Capture Event mode every fourth rising edge
 - 011 = Simple Capture Event mode every rising edge
 - 010 = Simple Capture Event mode every falling edge
 - 001 = Edge Detect mode every edge (rising and falling)
 - 000 = Input Capture module is disabled
- **Note 1:** When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

^{© 2012-2019} Microchip Technology Inc.

NOTES:

17.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS60001111), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are key features of the Output Compare module:

- · Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Can operate from either of two available 16-bit time bases or a single 32-bit time base






TABLE	LE 17-1:		UTPUT	COMP	OUTPUT COMPARE 1 THROUGH	HROUG		OUTPUT COMPARE	MPARE	5 REG	5 REGISTER MAP	AP							
ssə		(Bits	Ņ								5
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	egnsA fi8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəzəЯ IIA
0000		31:16	1	Ι	1	1	1	1	1	1	1	1	I	1	1		1		0000
3000		15:0	NO	I	SIDL	I	I	I	1	I	I	1	0C32	OCFLT	OCTSEL		OCM<2:0>	0	0000
3010	OC1R	31:16 15:0								OC1R<31:0>	:31:0>								XXXXX
3020	OC1RS	31:16 15:0								OC1RS<31:0>	<31:0>								XXXX
0000		31:16	1	I	1	I	I		1	I	I	I	I	I	1	Ι	1		0000
2200	UUZUUN	15:0	NO		SIDL							1	0C32	OCFLT	OCTSEL		OCM<2:0>	0	0000
3210	OC2R	31:16 15:0								OC2R<31:0>	:31:0>								XXXX
3220	OC2RS	31:16 15:0								OC2RS<31:0>	<31:0>								XXXX
		31:16	I	I		I	I	I	I	I	I	I	I						0000
3400	UC3CON	15:0	NO	I	SIDL	1	1	1	1	1	1		0C32	OCFLT	OCTSEL		OCM<2:0>	0	0000
3410	OC3R	31:16 15:0								OC3R<31:0>	:31:0>								XXXX
3420	OC3RS	31:16 15:0								OC3RS<31:0>	<31:0>								XXXX
3600	OC4CON	•••	1	Ι		I	I		1	I	I		Ι		1	I			0000
0000			NO	Ι	SIDL	Ι	Ι	1	Ι	Ι	Ι	Ι	0C32	OCFLT	OCTSEL		OCM<2:0>		0000
3610	OC4R	31:16 15:0								OC4R<31:0>	:31:0>								XXXX
3620	OC4RS	31:16 15:0								OC4RS<31:0>	<31:0>								XXXX
0000		31:16							1	1	I	I		I	1				0000
2000		15:0	NO	Ι	SIDL	1	1	1	1	1	1		0C32	OCFLT	OCTSEL		OCM<2:0>	0	0000
3810	OC5R	31:16 15:0								OC5R<31:0>	:31:0>								XXXX
3820	OC5RS	31:16 15:0								OC5RS<31:0>	<31:0>								XXXX
Legend: Note 1:		= unknov register:	vn value on s in this tabl	Reset; — = le have corr	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus	ented, read CLR, SET a	as '0'. Rese nd INV regi	t values are sters at theii	e shown in h r virtual add	nexadecima Iresses, plu	l. s offsets of	0x4, 0x8 ar	hd 0xC, res	bectively. Se	se Section 1.	2.2 "CLR,	¹⁰ '. Reset values are shown in hexadecimal. INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	Registers	for
	om	re inforr	nation.																

DS60001185H-page 188

Control Registers

17.1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	_	_	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	—	_	-	—	_	—	—
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	—	SIDL	_	—	_	—	_
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	OC32	OCFLT ⁽²⁾	OCTSEL		OCM<2:0>	

REGISTER 17-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Output Compare Peripheral On bit⁽¹⁾
 - 1 = Output Compare peripheral is enabled
 - 0 = Output Compare peripheral is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12-6 Unimplemented: Read as '0'
- bit 5 OC32: 32-bit Compare Mode bit
 - 1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisions to the 32-bit timer source
 0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source
- bit 4 **OCFLT:** PWM Fault Condition Status bit⁽²⁾
 - 1 = PWM Fault condition has occurred (cleared in HW only)
 - 0 = No PWM Fault condition has occurred
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for this Output Compare module
 - 0 = Timer2 is the clock source for this Output Compare module
- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx; Fault pin is enabled
 - 110 = PWM mode on OCx; Fault pin is disabled
 - 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low; generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high; compare event forces OCx pin low
 - 001 = Initialize OCx pin low; compare event forces OCx pin high
 - 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **2:** This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

© 2012-2019 Microchip Technology Inc.

NOTES:


18.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS60001106), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters (ADC), etc. The PIC32 SPI module is compatible with Motorola[®] SPI and SIOP interfaces. The following are some of the key features of the SPI module:

- · Master and Slave modes support
- · Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during CPU Sleep and Idle mode
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM

FIGURE 18-1: SPI MODULE BLOCK DIAGRAM



^{© 2012-2019} Microchip Technology Inc.

L SS					עבפוסיו					Bits	s								
Virtual Addre (BF80_#)	Register Name ⁽¹⁾	99nsA jiB	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəsəЯ IIA
		31:16	FRMEN	FRMSYNC FRMPOL	FRMPOL	MSSEN	FRMSYPW	ΕF	FRMCNT<2:0>		MCLKSEL	I	Ι		Ι	Ι	SPIFE	ENHBUF	0000
0085	SPITCON	15:0	NO	1	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL<1:0>	L<1:0>	SRXISEL<1:0>		0000
		31:16					RXB	RXBUFELM<4:0>	4		I	I	Ι		TXE	TXBUFELM<4:0>	<0		0000
0186		15:0				FRMERR	SPIBUSY		Ι	SPITUR	SRMT	SPIROV	SPIRBE		SPITBE	Ι	SPITBF	SPIRBF	19 EB
5820	SPI1BUF	31:16 15:0								DATA<31:0>	31:0>								0000
		31:16		Ι		Ι	Ι	Ι	Ι	Ι	I	I	Ι		Ι	Ι	Ι	I	0000
0630		15:0	-	I		I	Ι	I	Ι					BRG<8:0>					0000
		31:16	1	Ι		Ι	1	Ι	Ι	I	I	Ι	Ι		Ι	Ι	Ι	I	0000
5840	5840 SPI1CON2	2 15:0	SGNEXT SPI	Ι	Ι	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	Ι	Ι	Ι		Ι	AUDMOD<1:0>		0000
		31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	Ľ.	FRMCNT<2:0>		MCLKSEL	Ι	Ι		Ι		SPIFE	ENHBUF	0000
NNAC		15:0	NO		SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISEL<1:0>	L<1:0>	SRXISEL<1:0>		0000
		31:16			Ι		RXB	RXBUFELM<4:0>	<						TXE	TXBUFELM<4:0>	<0		0000
0LAC	INICAINO	15:0				FRMERR	SPIBUSY			SPITUR	SRMT	SPIROV	SPIRBE		SPITBE	Ι	SPITBF	SPIRBF	19 EB
5A20	5A20 SPI2BUF	31:16 15:0								DATA<31:0>	31:0>								0000
5020	Sarcias	31:16																	0000
neve		15:0		Ι	Ι	I								BRG<8:0>					0000
		31:16		I			Ι	I	Ι	I		I	Ι	Ι	Ι		Ι		0000
5A40	5A40 SPI2CON2	2 _{15:0}	SGNEXT	Ι		FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	I					AUDMOD<1:0>		0000
Legend:		= unknov	= unknown value on Reset; —	Reset; — =	unimplem	ented, read	= unimplemented, read as '0'. Reset values are shown in hexadecimal	t values are	shown in h	lexadecimal								10	
Note 1:		register <mark>gisters</mark> '	All registers in this table except c Registers" for more information.	e except SP formation.	1XBUF nav	e correspon	All registers in this table except SHXBUF have corresponding ULK, SE I and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "ULK, SE I, and INV Registers" for more information.	E I and INV	registers a	t their virtua	l addresses	, pius oπset	s of UX4, UX	ka and uxu;	respectivel	/. See Secti	on 12.2 "CL	.K, SE I, an	

DS60001185H-page 192

Control Registers

18.1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>
00.40	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	MCLKSEL ⁽²⁾		_	_	—	—	SPIFE	ENHBUF ⁽²⁾
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE ⁽³⁾
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	SSEN	CKP ⁽⁴⁾	MSTEN	DISSDI	STXISE	:L<1:0>	SRXIS	EL<1:0>

REGISTER 18-1: SPIxCON: SPI CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 FRMEN: Framed SPI Support bit

- 1 = Framed SPI support is enabled (SSx pin used as FSYNC input/output)
 0 = Framed SPI support is disabled
- bit 30 **FRMSYNC:** Frame Sync Pulse Direction Control on SSx pin bit (Framed SPI mode only) 1 = Frame sync pulse input (Slave mode)
 - \perp = Frame sync pulse input (Slave mode)
 - 0 = Frame sync pulse output (Master mode)

bit 29 **FRMPOL:** Frame Sync / Slave Select Polarity bit (Framed SPI or Master Transmit modes only) 1 = Frame pulse or SSx pin is active-high

- 0 = Frame pulse or SSx pin is active-low
- bit 28 **MSSEN:** Master Mode Slave Select Enable bit

1 = Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit.

- 0 = Slave select SPI support is disabled.
- bit 27 FRMSYPW: Frame Sync Pulse Width bit
 - 1 = Frame sync pulse is one character wide
 - 0 = Frame sync pulse is one clock wide
- bit 26-24 **FRMCNT<2:0>:** Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in FRAMED_SYNC mode.
 - 111 = Reserved; do not use
 - 110 = Reserved; do not use
 - 101 = Generate a frame sync pulse on every 32 data characters
 - 100 = Generate a frame sync pulse on every 16 data characters
 - 011 = Generate a frame sync pulse on every 8 data characters
 - 010 = Generate a frame sync pulse on every 4 data characters
 - 001 = Generate a frame sync pulse on every 2 data characters
 - 000 = Generate a frame sync pulse on every data character
- bit 23 MCLKSEL: Master Clock Enable bit⁽²⁾
 - 1 = REFCLK is used by the Baud Rate Generator
 - 0 = PBCLK is used by the Baud Rate Generator
- bit 22-18 Unimplemented: Read as '0'
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit can only be written when the ON bit = 0.
 - **3:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - 4: When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

^{© 2012-2019} Microchip Technology Inc.

REGIST	FER 18-1: SPIxCON: \$	SPI CONTROL REGISTER (CONTINUED)
bit 17		e Edge Select bit (Framed SPI mode only)
		on pulse coincides with the first bit clock
		on pulse precedes the first bit clock
bit 16	ENHBUF: Enhanced But	
	1 = Enhanced Buffer mo	
	0 = Enhanced Buffer mo	
bit 15	ON: SPI Peripheral On b	
	 1 = SPI Peripheral is ena 0 = SPI Peripheral is dis 	
bit 14	Unimplemented: Read a	
bit 14	SIDL: Stop in Idle Mode	
DIL 13		on when CPU enters in Idle mode
	0 = Continue operation i	
bit 12	DISSDO: Disable SDOx	
		d by the module. Pin is controlled by associated PORT register
	0 = SDOx pin is controlle	
bit 11-1(0 MODE<32,16>: 32/16-Bi	t Communication Select bits
	When AUDEN = 1:	
	MODE32 MODE16	Communication
	1 1	24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
	1 0	32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
	0 1 0 0	16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame
	0 0	
	When AUDEN = 0:	
	MODE32 MODE16	Communication
	1 x	32-bit
	0 1	16-bit
	0 0	8-bit
bit 9	SMP: SPI Data Input Sar	mple Phase bit
	Master mode (MSTEN =	
		at end of data output time
	Slave mode (MSTEN = 0	at middle of data output time
		<u>u.</u> en SPI is used in Slave mode. The module always uses SMP = 0.
bit 8	CKE: SPI Clock Edge Se	•
	•	nanges on transition from active clock state to Idle clock state (see CKP bit)
		nanges on transition from Idle clock state to active clock state (see CKP bit)
bit 7	SSEN: Slave Select Ena	ble (Slave mode) bit
	1 = SSx pin used for Sla	
		Slave mode, pin controlled by port function.
bit 6	CKP: Clock Polarity Sele	
	1 = 1 die state for clock is	a high level; active state is a low level a low level; active state is a high level
hit E	MSTEN: Master Mode E	
bit 5	1 = Master mode	
	0 = Slave mode	
Note 1		CLK divisor, the user software should not read or write the peripheral's SFRs in the
		tely following the instruction that clears the module's ON bit.
2	: This bit can only be writt	en when the ON bit = 0.
3:		e Framed SPI mode. The user should program this bit to '0' for the Framed SPI
	mode (FRMEN = 1).	
4		PI module functions as if the CKP bit is equal to '1', regardless of the actual value
	of CKP.	

DS60001185H-page 194

REGISTER 18-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)

- bit 4 **DISSDI:** Disable SDI bit 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
 - 0 = SDI pin is controlled by the SPI module
- bit 3-2 STXISEL<1:0>: SPI Transmit Buffer Empty Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
 - 10 = Interrupt is generated when the buffer is empty by one-half or more
 - 01 = Interrupt is generated when the buffer is completely empty
 - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is full
 - 10 = Interrupt is generated when the buffer is full by one-half or more
 - 01 = Interrupt is generated when the buffer is not empty
 - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read or write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: This bit can only be written when the ON bit = 0.
 - **3:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - **4:** When AUDEN = 1, the SPI module functions as if the CKP bit is equal to '1', regardless of the actual value of CKP.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	_	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	_	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	SPISGNEXT	_	—	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7:0	AUDEN ⁽¹⁾			—	AUDMONO ^(1,2)	_	AUDMOD)<1:0> ^(1,2)

REGISTER 18-2: SPIxCON2: SPI CONTROL REGISTER 2

Legend:

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
 - 1 = Data from RX FIFO is sign extended
 - 0 = Data from RX FIFO is not sign extened
- bit 14-13 Unimplemented: Read as '0'
- bit 12 FRMERREN: Enable Interrupt Events via FRMERR bit
 - 1 = Frame Error overflow generates error events
 - 0 = Frame Error does not generate error events
- bit 11 SPIROVEN: Enable Interrupt Events via SPIROV bit
- 1 = Receive overflow generates error events0 = Receive overflow does not generate error events
- bit 10 **SPITUREN:** Enable Interrupt Events via SPITUR bit
 - 1 = Transmit Underrun Generates Error Events
 - 0 = Transmit Underrun Does Not Generates Error Events
- bit 9 **IGNROV:** Ignore Receive Overflow bit (for Audio Data Transmissions)
 - 1 = A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data
 - 0 = A ROV is a critical error which stop SPI operation
- bit 8 IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)
 - 1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
 - 0 = A TUR is a critical error which stop SPI operation
- bit 7 AUDEN: Enable Audio CODEC Support bit⁽¹⁾
 - 1 = Audio protocol is enabled
 - 0 = Audio protocol is disabled

bit 6-5 **Unimplemented:** Read as '0'

- bit 3 AUDMONO: Transmit Audio Data Format bit^(1,2)
 - 1 = Audio data is mono (Each data word is transmitted on both left and right channels)
 - 0 = Audio data is stereo
- bit 2 Unimplemented: Read as '0'
- bit 1-0 AUDMOD<1:0>: Audio Protocol Mode bit^(1,2)
 - 11 = PCM/DSP mode
 - 10 = Right Justified mode
 - 01 = Left Justified mode
 - $00 = I^2S \mod e$
- **Note 1:** This bit can only be written when the ON bit = 0.
 - **2:** This bit is only valid for AUDEN = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
31:24		—	—		R	XBUFELM<4:0	0>	
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
23:16		—	—		Tک	(BUFELM<4:()>	
15.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0
15:8	—	—	—	FRMERR	SPIBUSY	-	—	SPITUR
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
7:0	SRMT	SPIROV	SPIRBE		SPITBE		SPITBF	SPIRBF

REGISTER 18-3: SPIxSTAT: SPI STATUS REGISTER

Legend:	C = Clearable bit	HS = Set in hardware	
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 **FRMERR:** SPI Frame Error status bit 1 = Frame error is detected 0 = No Frame error is detected This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPI Activity Status bit
 - 1 = SPI peripheral is currently busy with some transactions0 = SPI peripheral is currently idle
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPITUR: Transmit Under Run bit
 - 1 = Transmit buffer has encountered an underrun condition
 - 0 = Transmit buffer has no underrun condition
 - This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or writing a '0' to SPITUR.
- bit 7 SRMT: Shift Register Empty bit (valid only when ENHBUF = 1)
 - 1 = When SPI module shift register is empty
 - 0 = When SPI module shift register is not empty
- bit 6 SPIROV: Receive Overflow Flag bit
 - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
 - 0 = No overflow has occurred

This bit is set in hardware; can bit only be cleared by disabling (ON bit = 0) and re-enabling (ON bit = 1) the module, or by writing a '0' to SPIROV.

- bit 5 SPIRBE: RX FIFO Empty bit (valid only when ENHBUF = 1) 1 = RX FIFO is empty (CRPTR = SWPTR)
 - 0 = RX FIFO is not empty (CRPTR \neq SWPTR)
- bit 4 Unimplemented: Read as '0'

^{© 2012-2019} Microchip Technology Inc.

REGISTER 18-3: SPIxSTAT: SPI STATUS REGISTER (CONTINUED)

bit 3 SPITBE: SPI Transmit Buffer Empty Status bit 1 = Transmit buffer, SPIxTXB is empty 0 = Transmit buffer, SPIxTXB is not empty Automatically set in hardware when SPI transfers data from SPIxTXB to SPIxSR. Automatically cleared in hardware when SPIxBUF is written to, loading SPIxTXB. bit 2 Unimplemented: Read as '0' bit 1 SPITBF: SPI Transmit Buffer Full Status bit 1 = Transmit not yet started, SPITXB is full 0 = Transmit buffer is not full Standard Buffer Mode: Automatically set in hardware when the core writes to the SPIBUF location, loading SPITXB. Automatically cleared in hardware when the SPI module transfers data from SPITXB to SPISR. Enhanced Buffer Mode: Set when CWPTR + 1 = SRPTR; cleared otherwise bit 0 SPIRBF: SPI Receive Buffer Full Status bit 1 = Receive buffer. SPIxRXB is full 0 = Receive buffer, SPIxRXB is not full Standard Buffer Mode: Automatically set in hardware when the SPI module transfers data from SPIxSR to SPIxRXB.

Automatically cleared in hardware when SPIxBUF is read from, reading SPIxRXB.

Enhanced Buffer Mode:

Set when SWPTR + 1 = CRPTR; cleared otherwise

19.0 INTER-INTEGRATED CIRCUIT (I²C)


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I²C)" (DS60001116), which is available from the *Documentation* > *Reference Manual* section of the Microchip PIC32 web site (www.microchip.com/ pic32). The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard. Figure 19-1 illustrates the I²C module block diagram.

Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- Provides support for address bit masking

^{© 2012-2019} Microchip Technology Inc.



DS60001185H-page 200

© 2012-2019 Microchip Technology Inc.

Control Registers

19.1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	-	_
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	0N ⁽¹⁾	—	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

REGISTER 19-1: I2CxCON: I²C CONTROL REGISTER

Legend:	HC = Cleared in Hardwar	e	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** I²C Enable bit⁽¹⁾
 - 1 = Enables the I^2C module and configures the SDA and SCL pins as serial port pins
 - 0 = Disables the I^2C module; all I^2C pins are controlled by PORT functions
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave)
 - 1 = Release SCLx clock
 - 0 = Hold SCLx clock low (clock stretch)
 - If STREN = 1:

Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.

If STREN = 0:

Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of slave transmission.

bit 11 STRICT: Strict I²C Reserved Address Rule Enable bit

- 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
- 0 =Strict I²C Reserved Address Rule is not enabled

bit 10 A10M: 10-bit Slave Address bit

- 1 = I2CxADD is a 10-bit slave address
- 0 = I2CxADD is a 7-bit slave address
- bit 9 DISSLW: Disable Slew Rate Control bit
 - 1 = Slew rate control is disabled
 - 0 = Slew rate control is enabled
- bit 8 SMEN: SMBus Input Levels bit
 - 1 = Enable I/O pin thresholds compliant with SMBus specification
 - 0 = Disable SMBus input thresholds
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 19-1: I2CxCON: I²C CONTROL REGISTER (CONTINUED)

bit 7	GCEN: General Call Enable bit (when operating as I ² C slave)
	 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
	0 = General call address disabled
bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave)
	Used in conjunction with SCLREL bit.
	 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as l^2C master, applicable during master receive)
DIL 3	Value that is transmitted when the software initiates an Acknowledge sequence.
	1 = Send NACK during Acknowledge
	0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit
	(when operating as I ² C master, applicable during master receive)
	1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.
	Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
bit 0	1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte.
	0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
	0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of
	master Repeated Start sequence. 0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I^2C master)
DILU	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
	 0 = Start condition not in progress

Note 1: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

© 2012-2019 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		-	-	-	-	_	-	-
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16			-	-	-	_	-	-
45.0	R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
15:8	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

REGISTER 19-2: I2CxSTAT: I²C STATUS REGISTER

Legend:	HS = Set in hardware	HSC = Hardware set/clear	red
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

bit 31-16 Unimplemented: Read as '0'

bit 31-16	Unimplemented: Read as '0'
bit 15	ACKSTAT: Acknowledge Status bit
	(when operating as I ² C master, applicable to master transmit operation)
	1 = Acknowledge was not received from slave
	0 = Acknowledge was received from slave
	Hardware set or clear at end of slave Acknowledge.
bit 14	TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)
	1 = Master transmit is in progress (8 bits + ACK)
	 0 = Master transmit is not in progress Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	
-	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	 1 = A bus collision has been detected during a master operation 0 = No collision
	Hardware set at detection of bus collision. This condition can only be cleared by disabling (ON bit = 0) and
	re-enabling (ON bit = 1) the module.
bit 9	GCSTAT: General Call Status bit
	1 = General call address was received
	0 = General call address was not received
	Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	1 = An attempt to write the I2CxTRN register failed because the I^2C module is busy
	 0 = No collision Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: Receive Overflow Flag bit
	1 = A byte was received while the I2CxRCV register is still holding the previous byte
	0 = No overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was device address
	Hardware clear at device address match. Hardware set by reception of slave byte.

DS60001185H-page 204

REGISTER 19-2: I2CxSTAT: I²C STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress. I2CxTRN is full

0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

© 2012-2019 Microchip Technology Inc.

NOTES:

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The UART module is one of the serial I/O modules available in the PIC32MX330/350/370/430/450/470 family of devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN and IrDA[®]. The module also supports the hardware flow control option, with UXCTS and UXRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits
- · Hardware auto-baud feature
- · Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 30 Mbps at 120 MHz
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 20-1 illustrates a simplified block diagram of the UART.




FIGURE 20-1: UART SIMPLIFIED BLOCK DIAGRAM

^{© 2012-2019} Microchip Technology Inc.

TABLE	LE 20-1:	ŋ	\RT1 T	IROUG	UART1 THROUGH UART5 REGIS	5 REG	STER MAP	AP											
) SSƏ.		ə								Bits	s								s
nbbA lsuhiV #_0878)	ləteigəЯ этки	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	tə≳əЯ IIA
	(1)-1004411	31:16	1	I	I					1	I	I	I	I	1	1	1	1	0000
0000		15:0	NO		SIDL	IREN	RTSMD		UEN<1:0>	1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
0100	(1)	31:16	1		I	I	1	1		ADM_EN				ADDR<7:0>	<7:0>				0000
01.00	UISIA:	15:0	UTXISEL<1:0>	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
0000		31:16			Ι	Ι				Ι		Ι	Ι	Ι				Ι	0000
0770		15:0			Ι	Ι			Ι	TX8				Transmit Register	Register				0000
0000		31:16			Ι	I	1					Ι	Ι	Ι	1	1			0000
0000		15:0			Ι	I	1			RX8				Receive F	Register				0000
0100	(1)~~~~	31:16			Ι	I	1					Ι	Ι	I	1	1	1		0000
0040		15:0							Baud	Baud Rate Generator Prescaler	rator Presc	aler							0000
		31:16	I		Ι	I	1	I	I	I	I	I	I	I	I	1	1		0000
0020		15:0	NO		SIDL	IREN	RTSMD		UEN<1:0>	1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
0100	(1) (1)	31:16	Ι	I	Ι	Ι	Ι	I		ADM_EN				ADDR<7:0>	<7:0>				0000
01.70	UZ5IA	15:0	UTXISEL<1:0>	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
0000		31:16	I		Ι	Ι	Ι		Ι	Ι		Ι	Ι	Ι	I				0000
0220		15:0			Ι	Ι			Ι	TX8				Transmit Register	Register				0000
6730		31:16																	0000
0520		15:0								RX8				Receive F	Register				0000
6240	112RPG(1)	31:16	I	I	Ι	I			I	I	I	I	I	I		I	I		0000
01-10		15:0							Baud	Baud Rate Generator Prescaler	rator Presc	aler							0000
6400	113MODE(1) 31:16	31:16	I		Ι	I	I					I	I	I					0000
	COMORE	15:0	NO		SIDL	IREN	RTSMD		UEN<1:0>	1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
6410	113CTA(1)	31:16	I					I		ADM_EN				ADDR<7:0>	<7:0>				0000
04 10		15:0	UTXISEL<1:0>	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFF
6420		31:16																	0000
0440		15:0								TX8				Transmit Register	Register				0000
6120		31:16																	0000
		15:0	I		Ι					RX8				Receive Register	Register				0000
Legend:		nknown	x = unknown value on Reset;	teset; = .	= unimplemented, read as	ited, read a	s '0'. Reset	'0'. Reset values are shown in hexadecimal.	shown in he	xadecimal.									
Note	1: This r	register	has correst	ponding CL	This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more informa-	' INV registe	ers at its virt	ual address	, plus an off	set of 0x4, 1	0x8 and 0x	C, respectiv	/ely. See <mark>Sc</mark>	ction 12.2	"CLR, SET,	and INV Re	gisters" for	more infor	ma-
	tion.																		

DS60001185H-page 208

Control Registers

20.1

TABL	TABLE 20-1 :		ART1 TI	HROUG	UART1 THROUGH UART5 REGISTER MAP (CONTINUED)	5 REGI	STER M	IAP (CO	NTINUE	(<u> </u>									
		e								Bits	ts								s
Virtual Addr (BF80_#)	Register 9msN	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
6110	(1)	31:16	I					1	I	1		1	I		I	I	1	I	0000
0440	האסרופניט	15:0							Bauc	Baud Rate Generator Prescaler	erator Preso	aler							0000
0000	(1)	31:16	Ι	—	Ι	Ι	Ι	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	I	0000
0000		15:0	NO		SIDL	IREN	RTSMD		UEN<1:0>	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL	0000
	1140TA(1)	31:16				Ι	Ι	Ι		ADM_EN				ADDR<7:0>	<7:0>				0000
01 00	04014	15:0	UTXISE	UTXISEL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	:L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
		31:16				Ι	Ι	Ι		Ι					Ι	I	I		0000
0200	U41 AREG	15:0					1			TX8				Transmit Register	Register				0000
0000		31:16				Ι	Ι	I		Ι					Ι	I	I		0000
	01177150	15:0	Ι	Ι		Ι	Ι	Ι		RX8				Receive Register	Register				0000
6610	(1) 2001	31:16				Ι	Ι	Ι										Ι	0000
00400		15:0							Bauc	Baud Rate Generator Prescaler	erator Preso	saler							0000
0000	115MODE(1) 31:16	31:16				Ι	Ι	Ι						Ι				Ι	0000
		15:0	NO		SIDL	IREN	RTSMD		UEN<1:0>	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL<1:0>	<1:0>	STSEL	0000
6010	115CTA(1)	31:16				Ι	Ι	Ι		ADM_EN				ADDR<7:0>	<7:0>				0000
	A MISCO	15:0	UTXISEL<1:0>	:L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0>	:L<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	FFFF
6070		31:16					Ι	I										I	0000
		15:0				Ι	Ι	Ι		TX8				Transmit Register	Register				0000
6830		31:16	Ι		I	I	Ι	I								I		I	0000
		15:0					Ι	I		RX8				Receive Register	Register				0000
6840	115BPG(1)	31:16						I		Ι		I				I		I	0000
0100		15:0							Bauc	Baud Rate Generator Prescaler	Prator Preso	saler							0000
Legend:		Inknowr	x = unknown value on Reset;	Reset; — =	— = unimplemented, read a:	nted, read a	as '0'. Reset	s '0'. Reset values are shown in hexadecimal	shown in h	exadecimal.		:							
Note	1: This r tion.	register	has corres	sponding Cl	-R, SET and	d INV regist	This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more informa- tion.	tual address	s, plus an oi	ffset of 0x4,	0x8 and 0;	<pre>(C, respecti)</pre>	vely. See <mark>S</mark>	ection 12.2	"CLR, SET,	and INV R	egisters" fo	r more info	rma-

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 209

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	_	_	_	_	_	_
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	0N ⁽¹⁾	_	SIDL	IREN	RTSMD	-	UEN<1:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL	<1:0>	STSEL

REGISTER 20-1: UxMODE: UARTx MODE REGISTER

Legend:

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

- bit 15 **ON:** UARTx Enable bit⁽¹⁾
 - 1 = UARTx is enabled. UARTx pins are controlled by UARTx as defined by UEN<1:0> and UTXEN control bits
 - 0 = UARTx is disabled. All UARTx pins are controlled by corresponding bits in the PORTx, TRISx and LATx registers; UARTx power consumption is minimal

bit 14 Unimplemented: Read as '0'

- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Discontinue operation when device enters Idle mode
 - 0 = Continue operation in Idle mode
- bit 12 IREN: IrDA Encoder and Decoder Enable bit
 - 1 = IrDA is enabled
 - 0 = IrDA is disabled
- bit 11 **RTSMD:** Mode Selection for UxRTS Pin bit
 - $1 = \overline{\text{UxRTS}}$ pin is in Simplex mode
 - $0 = \overline{\text{UxRTS}}$ pin is in Flow Control mode

bit 10 Unimplemented: Read as '0'

- bit 9-8 UEN<1:0>: UARTx Enable bits
 - 11 = UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 10 = UxTX, UxRX, $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins are enabled and used
 - 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register
 - 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register
- bit 7 WAKE: Enable Wake-up on Start bit Detect During Sleep Mode bit
 - 1 = Wake-up is enabled
 - 0 = Wake-up is disabled
- bit 6 LPBACK: UARTx Loopback Mode Select bit
- 1 = Loopback mode is enabled
 - 0 = Loopback mode is disabled
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 5	 ABAUD: Auto-Baud Enable bit 1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55); cleared by hardware upon completion 0 = Baud rate measurement disabled or completed
bit 4	RXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit 1 = High-Speed mode – 4x baud clock enabled 0 = Standard Speed mode – 16x baud clock enabled
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Selection bit 1 = 2 Stop bits 0 = 1 Stop bit

Note 1: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
	—	—	—	_	_		_	ADM_EN	
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	ADDR<7:0>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-1	
	UTXISEL<1:0>		UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	
7:0	R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/W-0	R-0	
	URXISEL<1:0>		ADDEN	RIDLE	PERR	FERR	OERR	URXDA	

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

- bit 24 ADM_EN: Automatic Address Detect Mode Enable bit
 - 1 = Automatic Address Detect mode is enabled
 - 0 = Automatic Address Detect mode is disabled
- bit 23-16 ADDR<7:0>: Automatic Address Mask bits

```
When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.
```

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

- 11 = Reserved, do not use
- 10 = Interrupt is generated and asserted while the transmit buffer is empty
- 01 = Interrupt is generated and asserted when all characters have been transmitted
- 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 UTXINV: Transmit Polarity Inversion bit

- If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):
- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'

bit 12 URXEN: Receiver Enable bit

- 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
- 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module. UxRX pin is controlled by the port.

bit 11 UTXBRK: Transmit Break bit

- 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
- 0 = Break transmission is disabled or completed

bit 10 UTXEN: Transmit Enable bit

- 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
- 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset. UxTX pin is controlled by the port.
- UTXBF: Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written

bit 9

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

INE OIO II	
bit 8	 TRMT: Transmit Shift Register is Empty bit (read-only) 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer
bit 7-6	<pre>URXISEL<1:0>: Receive Interrupt Mode Selection bit 11 = Reserved; do not use 10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full (i.e., has 6 or more data characters) 01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full (i.e., has 4 or more data characters) 00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)</pre>
bit 5	 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Data is being received
bit 3	 PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character 0 = Parity error has not been detected
bit 2	 FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character 0 = Framing error has not been detected
bit 1	 OERR: Receive Buffer Overrun Error Status bit. This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state. 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed
bit 0	URXDA: Receive Buffer Data Available bit (read-only)

- 1 = Receive buffer has data, at least one more character can be read
- 0 = Receive buffer is empty

© 2012-2019 Microchip Technology Inc.

20.2 Timing Diagrams

Figure 20-2 and Figure 20-3 illustrate typical receive and transmit timing for the UART module.





FIGURE 20-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



DS60001185H-page 214

21.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS60001128), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

The following are key features of the PMP module:

- 8-bit,16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options
 - Individual read and write strobes, or
 - Read/write strobe with enable strobe
- · Address auto-increment/auto-decrement
- · Programmable address/data multiplexing
- Programmable polarity on control signals
- Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- Programmable Wait states
- · Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- · Freeze option for in-circuit debugging

Note: On 64-pin devices, data pins PMD<15:8> are not available in 16-bit Master modes.





^{© 2012-2019} Microchip Technology Inc.

DS60001185H-page 216

Control Registers

21.1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON ⁽¹⁾	_	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
	CSF<	1:0> ⁽²⁾	ALP ⁽²⁾	CS2P ⁽²⁾	CS1P ⁽²⁾		WRSP	RDSP

REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit U = Unimplemented bit, re		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** Parallel Master Port Enable bit⁽¹⁾
 - 1 = PMP is enabled
 - 0 = PMP is disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits
 - 11 = Lower 8 bits of address are multiplexed on PMD<15:0> pins
 - 10 = All 16 bits of address are multiplexed on PMD<7:0> pins
 - 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>
 - 00 = Address and data appear on separate pins
- bit 10 **PMPTTL:** PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled
- bit 7-6 **CSF<1:0>:** Chip Select Function bits⁽²⁾
 - 11 = Reserved
 - 10 = PMCS1 and PMCS2 function as Chip Select
 - 01 = PMCS1 functions as address bit 14; PMCS2 functions as Chip Select
 - 00 = PMCS1 and PMCS2 function as address bits 14 and 15, respectively
- bit 5 ALP: Address Latch Polarity bit⁽²⁾
 - 1 = Active-high (PMALL and PMALH)
 - 0 = Active-low (PMALL and PMALH)
 - CS2P: Chip Select 0 Polarity bit⁽²⁾
 - 1 = Active-high (PMCS2)
 - $0 = \text{Active-low}(\overline{\text{PMCS2}})$
 - **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

bit 4

^{© 2012-2019} Microchip Technology Inc.

REGISTER 21-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED) CS1P: Chip Select 0 Polarity bit⁽²⁾ bit 3 1 = Active-high (PMCS1) $0 = \text{Active-low}(\overline{\text{PMCS1}})$ bit 2 Unimplemented: Read as '0' bit 1 WRSP: Write Strobe Polarity bit For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR) For Master mode 1 (MODE<1:0> = 11): 1 = Enable strobe active-high (PMENB) $0 = \text{Enable strobe active-low} (\overline{\text{PMENB}})$ bit 0 RDSP: Read Strobe Polarity bit For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10): 1 = Read Strobe active-high (PMRD) $0 = \text{Read Strobe active-low}(\overline{\text{PMRD}})$ For Master mode 1 (MODE<1:0> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON control bit.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	-	_	-	-	-	_	_
45.0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BUSY	IRQM<1:0>		INCM	<1:0>	MODE16	MODE	<1:0>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	WAITB	<1:0> ⁽¹⁾		WAITM<3:0> ⁽¹⁾			WAITE	<1:0> ⁽¹⁾

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **BUSY:** Busy bit (Master mode only)

1 = Port is busy

- 0 = Port is not busy
- bit 14-13 IRQM<1:0>: Interrupt Request Mode bits (4)
 - 11 = Reserved, do not use
 - 10 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
 - 01 = Interrupt generated at the end of the read/write cycle
 - 00 = No Interrupt generated

bit 12-11 INCM<1:0>: Increment Mode bits

- 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
- 10 = Decrement ADDR<15:0> by 1 every read/write cycle⁽²⁾
- 01 = Increment ADDR<15:0> by 1 every read/write cycle⁽²⁾
- 00 = No increment or decrement of address

bit 10 MODE16: 8/16-bit Mode bit

- 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
- 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer
- bit 9-8 MODE<1:0>: Parallel Port Mode Select bits
 - 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, PMD<7:0> and PMD<8:15>⁽³⁾)
 - 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCS, PMD<7:0> and PMA<1:0>)
 - 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS and PMD<7:0>)
- bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾
 - 11 = Data wait of 4 TPB; multiplexed address phase of 4 TPB
 - 10 = Data wait of 3 TPB; multiplexed address phase of 3 TPB
 - 01 = Data wait of 2 TPB; multiplexed address phase of 2 TPB
 - 00 = Data wait of 1 TPB; multiplexed address phase of 1 TPB (default)
 - **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPB cycle for a write operation; WAITB = 1 TPB cycle, WAITE = 0 TPB cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - 3: These pins are active when MODE16 = 1 (16-bit mode).
 - **4:** These bits only control the generation of the PMP Parallel Master Port interrupt. The PMPE Parallel Master Port Error is ALWAYS generated.

REGISTER 21-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

- bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits⁽¹⁾ 1111 = Wait of 16 TPB
 - • 0001 = Wait of 2 Трв 0000 = Wait of 1 Трв (default)
- bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits⁽¹⁾
 - 11 = Wait of 4 TPB 10 = Wait of 3 TPB 01 = Wait of 2 TPB 00 = Wait of 1 TPB (default)

For Read operations: 11 = Wait of 3 TPB 10 = Wait of 2 TPB 01 = Wait of 1 TPB

- 00 = Wait of 0 Трв (default)
- **Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPB cycle for a write operation; WAITB = 1 TPB cycle, WAITE = 0 TPB cycles for a read operation.
 - 2: Address bits, A15 and A14, are not subject to automatic increment/decrement if configured as Chip Select CS2 and CS1.
 - 3: These pins are active when MODE16 = 1 (16-bit mode).
 - **4:** These bits only control the generation of the PMP Parallel Master Port interrupt. The PMPE Parallel Master Port Error is ALWAYS generated.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24		—	—	_	-	—	_	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16		—	—	_	_	_	_	—		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	CS2 ⁽¹⁾	CS1 ⁽³⁾		ADDR<13:8>						
	ADDR15 ⁽²⁾	ADDR14 ⁽⁴⁾								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				ADDR	<7:0>					

REGISTER 21-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

Legend:

5				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 CS2: Chip Select 2 bit⁽¹⁾
 - 1 = Chip Select 2 is active
 - 0 = Chip Select 2 is inactive
- bit 15 ADDR<15>: Destination Address bit 15⁽²⁾
- bit 14 **CS1:** Chip Select 1 bit⁽³⁾
 - 1 = Chip Select 1 is active
 - 0 = Chip Select 1 is inactive
- bit 14 ADDR<14>: Destination Address bit 14⁽⁴⁾
- bit 13-0 ADDR<13:0>: Address bits
- **Note 1:** When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
 - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
 - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
 - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-	_		-	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_	-	_		-	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	PTEN<15:14> ⁽¹⁾ PTEN<13:8>				<13:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTEN	<7:2>			PTEN<	:1:0> (2)

REGISTER 21-4: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

Legend:

-ogonan				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Write '0'; ignore read

- bit 15-14 **PTEN<15:14>:** PMCSx Address Port Enable bits
 - 1 = PMA15 and PMA14 function as either PMA<15:14> or PMCS2 and PMCS1⁽¹⁾ 0 = PMA15 and PMA14 function as port I/O
- bit 13-2 **PTEN<13:2>:** PMP Address Port Enable bits
 - 1 = PMA<13:2> function as PMP address lines
 - 0 = PMA<13:2> function as port I/O
- bit 1-0 **PTEN<1:0>:** PMALH/PMALL Address Port Enable bits
 - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL⁽²⁾
 - 0 = PMA1 and PMA0 pads function as port I/O
- Note 1: The use of these pins as PMA15/PMA14 or CS2/CS1 is selected by the CSF<1:0> bits (PMCON<7:6>).
 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode
 - selected by the ADRMUX<1:0> bits in the PMCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	-	-	_	_	—	—
15:8	R-0	R/W-0, HS, SC	U-0	U-0	R-0	R-0	R-0	R-0
15.0	IBF	IBOV	-		IB3F	IB2F	IB1F	IB0F
7:0	R-1	R/W-0, HS, SC	U-0	U-0	R-1	R-1	R-1	R-1
	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

REGISTER 21-5: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

Legend:	HS = Set by Hardware	SC = Cleared by software		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

- bit 15 **IBF:** Input Buffer Full Status bit
 - 1 = All writable input buffer registers are full
 - 0 = Some or all of the writable input buffer registers are empty
- bit 14 IBOV: Input Buffer Overflow Status bit
 - 1 = A write attempt to a full input byte buffer occurred (must be cleared in software)⁽¹⁾
 - 0 = No overflow occurred
- bit 13-12 Unimplemented: Read as '0'
- bit 11-8 IBxF: Input Buffer 'x' Status Full bits
 - 1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)
 - 0 = Input Buffer does not contain any unread data
- bit 7 **OBE:** Output Buffer Empty Status bit
 - 1 = All readable output buffer registers are empty
 - 0 = Some or all of the readable output buffer registers are full
- bit 6 **OBUF:** Output Buffer Underflow Status bit
 - 1 = A read occurred from an empty output byte buffer (must be cleared in software)⁽¹⁾
 - 0 = No underflow occurred
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 **OBxE:** Output Buffer 'x' Status Empty bits
 - 1 = Output buffer is empty (writing data to the buffer will clear this bit)
 - 0 = Output buffer contains data that has not been transmitted
 - Note 1: This will generate a PMPE Parallel Master Port Error interrupt.

NOTES:

22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

This data sheet summarizes the features Note: of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29, "Real-Time and Calendar (RTCC)" Clock (DS60001125), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are key features of the RTCC module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- · Provides calendar: Weekday, date, month and year
- · Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- Alarm with indefinite repeat: Chime
- Year range: 2000 to 2099
- · Leap year correction
- BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- · Fractional second synchronization
- · User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin




FIGURE 22-1: RTCC BLOCK DIAGRAM

^{© 2012-2019} Microchip Technology Inc.

Registers	
Regi	
Control	
ပိ	

2
25/9
26/10
27/11
28/12
29/13
30/14
31/15
7 Ji
995 181
Isi 9F

	s	təsəA IIA	0000	0000	0000	0000	XXXX	xx00	XXXX	$\infty 00$	XXXX	$\mathbf{x} \mathbf{x} 0 0$	00xx	$x \times 0 \times x$	for
		16/0		RTCOE	Ι			Ι				Ι			Registers"
		17/1		HALFSEC	Ι		<3:0>	I	1<3:0>	1<3:0>	<3:0>	Ι	1<3:0>	1<3:0>	T, and INV
		18/2		RTCSYNC	Ι		<7:0> MIN01<3:0>	I	MONTH01<3:0> WDAY01<3:0>	MIN01<3:0>	I	MONTH01<3:0>	WDAY01<3:0>	2 "CLR, SE	
		19/3		RTCWRENRTCSYNC HALFSEC	I	<2:0>		I				I			Section 12.
		20/4	<0:6>	Ι	Ι	ARPT<7:0>		I		Ι			Ι	ttively. See	
		21/5	CAL <9:0>	Ι	Ι		3:0>	Ι	0<3:0>	Ι	3:0>	Ι	0<3:0>	Ι	XC, respec
		22/6		RTCCLKON	Ι		MIN10<3:0>	Ι	MONTH10<3:0>	Ι	MIN10<3:0>	Ι	MONTH10<3:0>	Ι	4, 0x8 and 0
	Bits	23/7		RTSECSEL RTCCLKON	Ι			I		I		I		I	as '0'. Reset values are shown in hexadecimal. and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for
	E	24/8	1	Ι	Ι		AMASK<3:0> HR01<3:0>						Ι		hexadecima ess, plus ar
		25/9		I	I	<<3:0>		<3:0>	1<3:0>	DAY01<3:0>	<3:0>	<3:0>	I	<3:0>	shown in l virtual addr
		26/10		I	Ι	AMAS		SEC01<3:0>	YEAR01<3:0>	YEAR	HR01<3:0>	SEC01<3:0>	Ι	DAY01<3:0>	∵values are sters at its v
		27/11	I	1	Ι								Ι		as '0'. Reset values are shown in hexadecimal and INV registers at its virtual address, plus an
		28/12	I	Ι	Ι	ALRMSYNC							Ι		
		29/13	Ι	SIDL	—	٨Iط	HR10<3:0>	SEC10<3:0>	YEAR10<3:0>	DAY10<3:0>	HR10<3:0>	SEC10<3:0>	—	DAY10<3:0>	unimplem esponding
		30/14	Ι	Ι	Ι	CHIME	HR10	SEC1	YEAR	DAY1	HR10	SEC1	Ι	DAY1	Reset; — = e have corr
		31/15	I	NO	-	ALRMEN							-		x = unknown value on Reset; — = unimplemented, reat All registers in this table have corresponding CLR, SET more information.
	e	ensA jia	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	31:16	15:0	 x = unknown valu All registers in thi more information
		Register ^(↑) əmsN													:; ;
!	Virtual Address (BF80_#)			0020	0100			0220		0620		0240	0200	0020	Legend: Note 1

DS60001185H-page 226

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0			
31:24	—	—	_	_	—	—	CAL<9):8>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CAL<7:0>										
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
15:8	ON ^(1,2)	_	SIDL	—	—	—	—	—			
7.0	R/W-0	R-0	U-0	U-0	R/W-0	R-0	R-0	R/W-0			
7:0	RTSECSEL ⁽³⁾	RTCCLKON	—	—	RTCWREN ⁽⁴⁾	RTCSYNC	HALFSEC ⁽⁵⁾	RTCOE			
L											

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER

Legend:

Legena.						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-26 Unimplemented: Read as '0'

bit 25-16 **CAL<9:0>:** RTC Drift Calibration bits, which contain a signed 10-bit integer value 0111111111 = Maximum positive adjustment, adds 511 RTC clock pulses every one minute

	official and the maximum positive adjustment, adds 511 KTC clock pulses every one minute
	000000001 = Minimum positive adjustment, adds 1 RTC clock pulse every one minute
	000000000 = No adjustment
	1111111111 = Minimum negative adjustment, subtracts 1 RTC clock pulse every one minute
	•
	•
	• 1000000000 = Maximum negative adjustment, subtracts 512 clock pulses every one minute
bit 15	ON: RTCC On bit ^(1,2)
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	1 = Disables the PBCLK to the RTCC when CPU enters in Idle mode
	0 = Continue normal operation in Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽³⁾
	1 = RTCC Seconds Clock is selected for the RTCC pin
	0 = RTCC Alarm Pulse is selected for the RTCC pin
bit 6	RTCCLKON: RTCC Clock Enable Status bit
	1 = RTCC Clock is actively running
	0 = RTCC Clock is not running
bit 5-4	Unimplemented: Read as '0'
Note 1:	The ON bit is only writable when RTCWREN = 1.
2:	When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the
	SYSCLK cycle immediately following the instruction that clears the module's ON bit.
3:	Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
4:	The RTCWREN bit can be set only when the write sequence is enabled.
5:	This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).
Note:	This register is reset only on a Power-on Reset (POR).

REGISTER 22-1: RTCCON: RTC CONTROL REGISTER (CONTINUED)

- bit 3 **RTCWREN:** RTC Value Registers Write Enable bit⁽⁴⁾
 - 1 = RTC Value registers can be written to by the user
 - 0 = RTC Value registers are locked out from being written to by the user
- bit 2 RTCSYNC: RTCC Value Registers Read Synchronization bit
 - 1 = RTC Value registers can change while reading, due to a rollover ripple that results in an invalid data read If the register is read twice and results in the same data, the data can be assumed to be valid
 - 0 = RTC Value registers can be read without concern about a rollover ripple
- bit 1 HALFSEC: Half-Second Status bit⁽⁵⁾
 - 1 = Second half period of a second
 - 0 = First half period of a second
- bit 0 RTCOE: RTCC Output Enable bit
 - 1 = RTCC clock output is enabled clock presented onto an I/O
 - 0 = RTCC clock output is disabled
- **Note 1:** The ON bit is only writable when RTCWREN = 1.
 - 2: When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - **3:** Requires RTCOE = 1 (RTCCON<0>) for the output to be active.
 - **4:** The RTCWREN bit can be set only when the write sequence is enabled.
 - 5: This bit is read-only. It is cleared to '0' on a write to the seconds bit fields (RTCTIME<14:8>).

Note: This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	—	—	_	—	—	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	—	—	—	_	—	—	—			
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC ⁽³⁾	AMASK<3:0> ⁽³⁾						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		ARPT<7:0> ⁽³⁾									

REGISTER 22-2: RTCALRM: RTC ALARM CONTROL REGISTER

Legend:

Legena.						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit^(1,2)
 - 1 = Alarm is enabled
 - 0 = Alarm is disabled

bit 14 CHIME: Chime Enable bit⁽²⁾

- 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
- 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

bit 12 ALRMSYNC: Alarm Sync bit⁽³⁾

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing, which are then synchronized to the PB clock domain
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is > 32 RTC clocks away from a half-second rollover

bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽³⁾

- 0000 = Every half-second
- 0001 = Every second
- 0010 = Every 10 seconds
- 0011 = Every minute
- 0100 = Every 10 minutes
- 0101 = Every hour
- 0110 = Once a day
- 0111 = Once a week
- 1000 = Once a month
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1010 = Reserved; do not use
- 1011 = Reserved; do not use
- 11xx = Reserved; do not use
- **Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
 - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
 - **3:** This assumes a CPU read will execute in less than 32 PBCLKs.

Note: This register is reset only on a Power-on Reset (POR).

REGISTER 22-2: RTCALRM: RTC ALARM CONTROL REGISTER (CONTINUED)

bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits⁽³⁾
1111111 = Alarm will trigger 256 times
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
<li

- 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.
- 3: This assumes a CPU read will execute in less than 32 PBCLKs.

Note: This register is reset only on a Power-on Reset (POR).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		HR10<	<3:0>			HR01	<3:0>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MIN10	<3:0>		MIN01<3:0>					
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		SEC10	<3:0>			SEC01	<3:0>			
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0	—	—	_	_	—	—	—	—		
					•					
Legend:										
R = Readable bit W = Writable bit					U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set					'0' = Bit is cl	'0' = Bit is cleared x = Bit is unkn				

REGISTER 22-3: RTCTIME: RTC TIME VALUE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 HR10<3:0>: Binary-Coded Decimal Value of Hours bits, 10s place digits; contains a value from 0 to 2 bit 27-24 HR01<3:0>: Binary-Coded Decimal Value of Hours bits, 1s place digit; contains a value from 0 to 9 bit 23-20 MIN10<3:0>: Binary-Coded Decimal Value of Minutes bits, 10s place digits; contains a value from 0 to 5 bit 19-16 MIN01<3:0>: Binary-Coded Decimal Value of Minutes bits, 1s place digit; contains a value from 0 to 9 bit 15-12 SEC10<3:0>: Binary-Coded Decimal Value of Seconds bits, 10s place digits; contains a value from 0 to 5 bit 11-8 SEC01<3:0>: Binary-Coded Decimal Value of Seconds bits, 1s place digit; contains a value from 0 to 9 bit 7-0 Unimplemented: Read as '0'

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>		
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
23:16		MONTH	10<3:0>		MONTH01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		DAY10	<3:0>			DAY01	<3:0>		
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
7:0	_	—	-	—	WDAY01<3:0>				
Legend:									
R = Read	able bit		W = Writable	e bit	U = Unimplemented bit, read as '0'				
-n = Value	e at POR		'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			known	

REGISTER 22-4: RTCDATE: RTC DATE VALUE REGISTER

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10s place digits

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1s place digit

bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10s place digits; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1s place digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10s place digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary-Coded Decimal Value of Days bits, 1s place digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits,1s place digit; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

	LEGISTER 22-3. ALRIVITIME. ALARMITIME VALUE REGISTER									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		HR10	<3:0>		HR01<3:0>					
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MIN10	<3:0>		MIN01<3:0>					
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		SEC10	<3:0>		SEC01<3:0>					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0	—	—	—	_	—	_	—	—		
		•	•							
Legend:										
R = Read	able bit		W = Writable	e bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set					'0' = Bit is cleared x = Bit is unknown					

REGISTER 22-5: ALRMTIME: ALARM TIME VALUE REGISTER

 In = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

 bit 31-28
 HR10<3:0>: Binary Coded Decimal value of hours bits, 10s place digits; contains a value from 0 to 2
 bit 27-24

 bit 23-20
 MIN10<3:0>: Binary Coded Decimal value of hours bits, 10s place digits; contains a value from 0 to 9

 bit 23-20
 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10s place digits; contains a value from 0 to 5

 bit 19-16
 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1s place digit; contains a value from 0 to 9

bit 15-12 **SEC10<3:0>:** Binary Coded Decimal value of seconds bits, 10s place digits; contains a value from 0 to 5 bit 11-8 **SEC01<3:0>:** Binary Coded Decimal value of seconds bits, 1s place digit; contains a value from 0 to 9 bit 7-0 **Unimplemented:** Read as '0'

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	—	_	—	_	_	_			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MONT	H10<3:0>			MONTH01<3:0>				
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		DAY	10<1:0>		DAY01<3:0>					
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
7:0	_	—	_	—		WDAY0	1<3:0>			

REGISTER 22-6: ALRMDATE: ALARM DATE VALUE REGISTER

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-20 **MONTH10<3:0>:** Binary Coded Decimal value of months bits, 10s place digits; contains a value of 0 or 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1s place digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal value of days bits, 10s place digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1s place digit; contains a value from 0 to 9 bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1s place digit; contains a value from 0 to 6

23.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS60001104), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32). The 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1 Msps conversion speed
- · Up to 28 analog input pins
- External voltage reference input pins
- One unipolar, differential Sample and Hold Amplifier (SHA)
- Automatic Channel Scan mode
- Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 23-1. The 10-bit ADC has up to 28 analog input pins, designated AN0-AN27. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.





FIGURE 23-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



(SSƏ.		!	ADV REGIOIEN MAL																
(e								Bits	ts								s
hbA IsuhiV (#_0878) T	Register Name	ensA jiB	31/15	30/14	29/13	28/12	11/12	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	təsəЯ IIA
•	31:16	31:16						1	1						1	1			0000
auuu AL		15:0	NO	Ι	SIDL	Ι		4	FORM<2:0>			SSRC<2:0>		CLRASAM	1	ASAM	SAMP	DONE	0000
9010 AF	9010 AD1CON2(1) 31:16	31:16																	0000
		15:0	1	VCFG<2:0>		OFFCAL	Ι	CSCNA			BUFS	Ι		SMPI<3:0>	:3:0>		BUFM	ALTS	0000
	0030 AD1000131:16	31:16	Ι	Ι	1	1		1	1		1	Ι	Ι	Ι	Ι	I	Ι		0000
auzu Ar	0.1CUN34.	15:0	ADRC	I	I			SAMC<4:0>						ADCS<7:0>	<7:0>				0000
	AD1040(1)	31:16	CHONB		Ι		0	CH0SB<4:0>			CHONA	Ι			Ū	CH0SA<4:0>			0000
3040 A		15:0						Ι											0000
0050 AF	0050 AD1CSSI (1) 31:16	31:16		CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	CSSL25	CSSL24	CSSL23	CSSL22	CSSL21	CSSL20	CSSL19	CSSL18	CSSL17		0000
anon Al			CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
9070 AE	ADC1BUF0	31:16 15:0							ADC Resi	ult Word 0 (ADC Result Word 0 (ADC1BUF0<31:0>)	0<31:0>)							0000
9080 AI	ADC1BUF1	31:16 15:0							ADC Resi	ult Word 1 (ADC Result Word 1 (ADC1BUF1<31:0>)	1<31:0>)							0000
9090 AI	9090 ADC1BUF2	31:16 15:0							ADC Rest	ult Word 2 (ADC Result Word 2 (ADC1BUF2<31:0>)	2<31:0>)							0000
90A0 AI	90A0 ADC1BUF3	31:16 15:0							ADC Rest	ult Word 3 (ADC Result Word 3 (ADC1BUF3<31:0>)	3<31:0>)							0000
90B0 AI	90B0 ADC1BUF4	31:16 15:0							ADC Rest	ult Word 4 (ADC Result Word 4 (ADC1BUF4<31:0>)	4<31:0>)							0000
90C0 AI	90C0 ADC1BUF5	31:16 15:0							ADC Rest	ult Word 5 (ADC Result Word 5 (ADC1BUF5<31:0>)	5<31:0>)							0000
90D0 AI	90D0 ADC1BUF6	31:16 15:0							ADC Resi	ult Word 6 (ADC Result Word 6 (ADC1BUF6<31:0>)	6<31:0>)							0000
90E0 AI	90E0 ADC1BUF7	31:16 15:0							ADC Resi	ult Word 7 (ADC Result Word 7 (ADC1BUF7<31:0>)	7<31:0>)							0000
90F0 AI	90F0 ADC1BUF8	31:16 15:0							ADC Resi	ult Word 8 (ADC Result Word 8 (ADC1BUF8<31:0>)	8<31:0>)							0000
9100 AI	9100 ADC1BUF9	31:16 15:0							ADC Resi	ult Word 9 (ADC Result Word 9 (ADC1BUF9<31:0>)	9<31:0>)							0000

© 2012-2019 Microchip Technology Inc.

DS60001185H-page 237

Ā	TABLE 23-1:		ADC REGISTER MAP (CONTINUED)	ISTER N	MAP (C(DNTINU	ED)												
		e								Bi	Bits								s
ibbA IsutriV # 0838)	(BF80_#) Name	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	1/11	16/0	tэгэЯ IIA
011	0110 ADC1BLIEA	31:16							ADC Ree	ADC Result Word & (ADC18 EA<31:0>)		1<0.15						0	0000
5		15:0										1-0-10-1						0	0000
010		31:16								ADC Boonth Morad B (ADC 18116B < 31:02)		1-0-16-0						0	0000
2 0		15:0																0	0000
610		31:16										1-0-10-1						0	0000
מ <u>ר</u> י נ		15:0										(~0.10~0						0	0000
6		31:16								1+ Mord D		1-0-12-0						0	0000
0 1 1		15:0																0	0000
10		31:16										10.101						0	0000
<u>מ</u> -		15:0										(~0.16~=						0	0000
910		31:16										1.0.167						0	0000
ר מ		15:0										(~0.16~						0	0000
Leg	regend: x = ur	nknowr	\mathbf{x} = unknown value on Reset; — = unimplemented, read	eset; — = L	unimplemen		s '0'. Reset	as '0'. Reset values are shown in hexadecimal.	shown in he	exadecimal									
Not	Note 1: All regi details.	egisters Is.	All registers in this table have corresponding CLR, SET details.	have corre	sponding C		d INV regis	ters at their	virtual add	resses, plus	s offsets of ()x4, 0x8 and	d 0xC, resp	ectively. Se	e Section 1	2.2 "CLR, S	and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	Registers"	for

DS60001185H-page 238

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24	_	—	_	_	—	_	—	
23:16	U-0	U-0						
23.10	_	—	_	_	—	_	—	
15:8	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15.0	0N ⁽¹⁾	—	SIDL	_	—	F	ORM<2:0>	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0, HSC	R/C-0, HSC
7:0		SSRC<2:0>		CLRASAM	—	ASAM	SAMP ⁽²⁾	DONE ⁽³⁾

REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** ADC Operating Mode bit⁽¹⁾

1 = ADC module is operating

- 0 = ADC module is not operating
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode
- bit 12-11 Unimplemented: Read as '0'

bit 10-8 **FORM<2:0>:** Data Output Format bits

- 011 = Signed Fractional 16-bit (DOUT = 0000 0000 0000 0000 sddd ddd0 0000)
- 010 = Fractional 16-bit (DOUT = 0000 0000 0000 0000 dddd dddd dd00 0000)
- 000 = Integer 16-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)
- 111 = Signed Fractional 32-bit (DOUT = sddd dddd dd00 0000 0000 0000 0000)
- 110 = Fractional 32-bit (DOUT = dddd dddd dd00 0000 0000 0000 0000)
- 101 = Signed Integer 32-bit (DOUT = ssss ssss ssss ssss ssss dddd dddd)
- 100 = Integer 32-bit (DOUT = 0000 0000 0000 0000 0000 00dd dddd dddd)

bit 7-5 SSRC<2:0>: Conversion Trigger Source Select bits

- 111 = Internal counter ends sampling and starts conversion (auto convert)
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CTMU ends sampling and starts conversion
- 010 = Timer 3 period match ends sampling and starts conversion
- 001 = Active transition on INT0 pin ends sampling and starts conversion
- 000 = Clearing SAMP bit ends sampling and starts conversion
- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when ADC is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

REGISTER 23-1: AD1CON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 4 **CLRASAM:** Stop Conversion Sequence bit (when the first ADC interrupt is generated)

- 1 = Stop conversions when the first ADC interrupt is generated. Hardware clears the ASAM bit when the ADC interrupt is generated.
 - 0 = Normal operation, buffer contents will be overwritten by the next conversion sequence
- bit 3 Unimplemented: Read as '0'
- bit 2 ASAM: ADC Sample Auto-Start bit
 - 1 = Sampling begins immediately after last conversion completes; SAMP bit is automatically set.
 - 0 = Sampling begins when SAMP bit is set
- bit 1 SAMP: ADC Sample Enable bit⁽²⁾

bit 0

- 1 = The ADC sample and hold amplifier is sampling
- 0 = The ADC sample/hold amplifier is holding

When ASAM = 0, writing '1' to this bit starts sampling.

When SSRC = 000, writing '0' to this bit will end sampling and start conversion.

DONE: Analog-to-Digital Conversion Status bit⁽³⁾

1 = Analog-to-digital conversion is done

0 = Analog-to-digital conversion is not done or has not started

Clearing this bit will not affect any operation in progress.

- **Note 1:** When using the 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: If ASAM = 0, software can write a '1' to start sampling. This bit is automatically set by hardware if ASAM = 1. If SSRC = 0, software can write a '0' to end sampling and start conversion. If SSRC ≠ 0, this bit is automatically cleared by hardware to end sampling and start conversion.
 - **3:** This bit is automatically set by hardware when ADC is complete. Software can write a '0' to clear this bit (a write of '1' is not allowed). Clearing this bit does not affect any operation already in progress. This bit is automatically cleared by hardware at the start of a new conversion.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	—	—	_	—		—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
15:8		VCFG<2:0>		OFFCAL	—	CSCNA	—	—
7.0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	BUFS	—		SMP	I<3:0>		BUFM	ALTS

REGISTER 23-2: AD1CON2: ADC CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-13 VCFG<2:0>: Voltage Reference Configuration bits

	VREFH	VREFL
000	AVdd	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
1xx	AVdd	AVss

bit 12 OFFCAL: Input Offset Calibration Mode Select bit

1 = Enable Offset Calibration mode

Positive and negative inputs of the sample and hold amplifier are connected to VREFL

0 = Disable Offset Calibration mode

The inputs to the sample and hold amplifier are controlled by AD1CHS or AD1CSSL

bit 11 Unimplemented: Read as '0'

bit 10 **CSCNA:** Input Scan Select bit

1 = Scan inputs

0 = Do not scan inputs

bit 9-8 Unimplemented: Read as '0'

- bit 7 BUFS: Buffer Fill Status bit
 - Only valid when BUFM = 1.
 - 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7
 - 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF

bit 6 Unimplemented: Read as '0'

bit 5-2 SMPI<3:0>: Sample/Convert Sequences Per Interrupt Selection bits
1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
...
<

bit 0 ALTS: Alternate Input Sample Mode Select bit

 1 = Uses Sample A input multiplexer settings for first sample, then alternates between Sample B and Sample A input multiplexer settings for all subsequent samples

0 = Always use Sample A input multiplexer settings

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24			_	_	_		—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	—	—	—	—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ADRC	_	_			SAMC<4:0> ⁽¹⁾		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W	R/W-0
7:0				ADCS<	7:0> ⁽²⁾			

REGISTER 23-3: AD1CON3: ADC CONTROL REGISTER 3

Legend:

Logona			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
bit 15	ADRC: ADC Conversion Clock Source bit
	1 = Clock derived from FRC0 = Clock derived from Peripheral Bus Clock (PBCLK)
bit 14-13	Unimplemented: Read as '0'
bit 12-8	SAMC<4:0>: Auto-Sample Time bits ⁽¹⁾
	11111 = 31 T AD
	•
	•
	•
	00001 = 1 TAD
	00000 = 0 TAD (Not allowed)
bit 7-0	ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾
	11111111 =Tpв • 2 • (ADCS<7:0> + 1) = 512 • Tpв = Тар
	•
	•
	•
	00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD
Note 1:	This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5)

5**>) =** 111.

2: This bit is not used if the ADRC bit (AD1CON3<15>) = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	CH0NB		—			CH0SB<4:0>		
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CH0NA ⁽³⁾	_	—			CH0SA<4:0>	-	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	—	_	—	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_		—		—			

REGISTER 23-4: AD1CHS: ADC INPUT SELECT REGISTER

Legend:

R = Readable bit	le bit W = Writable bit		ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31		CH0NB: Negative Input Select bit for Sample B
		1 = Channel 0 negative input is AN1
		0 = Channel 0 negative input is VREFL
bit 30-	-29	Unimplemented: Read as '0'
bit 28-	-24	CH0SB<4:0>: Positive Input Select bits for Sample B
		11110 = Channel 0 positive input is Open ⁽¹⁾
		11101 = Channel 0 positive input is CTMU temperature sensor (CTMUT) ⁽²⁾
		11100 = Channel 0 positive input is IVREF ⁽³⁾
		11011 = Channel 0 positive input is AN27
		•
		•
		•
		00001 = Channel 0 positive input is AN1
		00000 = Channel 0 positive input is AN0
bit 23		CH0NA: Negative Input Select bit for Sample A Multiplexer Setting ⁽³⁾
		1 = Channel 0 negative input is AN1
		0 = Channel 0 negative input is VREFL
bit 22-	-21	Unimplemented: Read as '0'
bit 20-	-16	CH0SA<4:0>: Positive Input Select bits for Sample A Multiplexer Setting
		11110 = Channel 0 positive input is Open ⁽¹⁾
		11101 = Channel 0 positive input is CTMU temperature sensor (CTMUT) ⁽²⁾
		11100 = Channel 0 positive input is IVREF ⁽³⁾
		11011 = Channel 0 positive input is AN27
		•
		•
		•
		00001 = Channel 0 positive input is AN1
		00000 = Channel 0 positive input is AN0
bit 15	-0	Unimplemented: Read as '0'
Note	1:	This selection is only used with CTMU capacitive and time measurement.
		See Section 26.0 "Charge Time Measurement Unit (CTMU)" for more information.
	3:	See Section 25.0 "Comparator Voltage Reference (CVREF)" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	CSSL30	CSSL29	CSSL28	CSSL27	CSSL26	CSSL25	CSSL24
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	CSSL23	CSSL21	CSSL21	CSSL20	CSSL19	CSSL18	CSSL17	CSSL16
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0

REGISTER 23-5: AD1CSSL: ADC INPUT SCAN SELECT REGISTER

Legend:

5					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CSSL<30:0>: ADC Input Pin Scan Selection bits^(1,2)

1 = Select ANx for input scan

0 = Skip ANx for input scan

- **Note 1:** CSSL = ANx, where x = 0-27; CSSL30 selects Vss for scan; CSSL29 selects CTMU input for scan; CSSL28 selects IVREF for scan.
 - **2:** On devices with less than 28 analog inputs, all CSSLx bits can be selected; however, inputs selected for scan without a corresponding input on the device will convert to VREFL.

24.0 COMPARATOR


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data Section sheet. refer to 19. "Comparator" (DS60001110), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The Analog Comparator module contains two comparators that can be configured in a variety of ways.

The following are key features of the Comparator module:

- Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- Selectable interrupt generation

A block diagram of the comparator module is provided in Figure 24-1.



Control Registers	TABLE 24-1: COMPARATOR REGISTER MAP
Contr	: 24-1:
24.1	TABLE 24-1 :

s	etəsəA IIA	0000	E1C3	0000	E1C3	0000	0000	s" for
	16/0	I	:1:0>	Ι	:1:0>	Ι	C10UT	IV Register
	17/1	I	CCH<1:0>		CCH<1:0>		CZOUT	SET, and IN
	18/2	I	Ι		Ι		Ι	12.2 "CLR,
	19/3	Ι	Ι	Ι	Ι	Ι	Ι	see Section
	20/4	Ι	CREF	Ι	CREF	Ι	Ι	spectively. S
	21/5	Ι	Ι	Ι	Ι	Ι	Ι	Ind 0xC, res
	22/6	Ι	EVPOL<1:0>	Ι	EVPOL<1:0>	Ι	Ι	f 0x4, 0x8 a
Bits	23/7	Ι	EVPO	Ι	EVPO	Ι	Ι	al. us offsets o
B	24/8	Ι	COUT	Ι	COUT	Ι	Ι	hexadecim Idresses, pl
	25/9	Ι	Ι	Ι	Ι	Ι	Ι	e shown in eir virtual ad
	26/10	Ι	Ι	Ι	Ι	Ι	Ι	as '0'. Reset values are shown in hexadecimal nd INV registers at their virtual addresses, plus
	27/11	Ι	Ι	Ι	Ι	Ι	Ι	l as '0'. Res and INV reç
	28/12	Ι	Ι	Ι	Ι	Ι	Ι	ented, read CLR, SET
	29/13	Ι	CPOL		CPOL		SIDL	= unimplem responding
	30/14	Ι	COE	Ι	COE	Ι	Ι	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for more information.
	31/15	I	NO	Ι	NO	Ι	Ι	x = unknown value on All registers in this tab more information.
6	egneA fi8	31:16	15:0	31:16	15:0	31:16	15:0	unkno egister e infori
	Register ⁽¹⁾ əmsN					TATONO		
SSƏ	Virtual Addr (#_0878)						NONK	Legend: Note 1:

DS60001185H-page 246

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_	_	—	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	-	_	_	—	—
15.0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R-0
15:8	0N ⁽¹⁾	COE	CPOL ⁽²⁾	_	—	_	—	COUT
7.0	R/W-1	R/W-1	U-0	R/W-0	U-0	U-0	R/W-1	R/W-1
7:0	EVPOL	_<1:0>		CREF	_	_	CCH	<1:0>

REGISTER 24-1: CMxCON: COMPARATOR CONTROL REGISTER

Legend:

Ecgena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Comparator ON bit⁽¹⁾

- 1 = Module is enabled. Setting this bit does not affect the other bits in this register
- 0 = Module is disabled and does not consume current. Clearing this bit does not affect the other bits in this register
- bit 14 COE: Comparator Output Enable bit
 - 1 = Comparator output is driven on the output CxOUT pin
 - 0 = Comparator output is not driven on the output CxOUT pin
- bit 13 CPOL: Comparator Output Inversion bit⁽²⁾
 - 1 = Output is inverted
 - 0 = Output is not inverted
- bit 12-9 Unimplemented: Read as '0'
- bit 8 COUT: Comparator Output bit
 - 1 = Output of the Comparator is a '1'
 - 0 = Output of the Comparator is a '0'
- bit 7-6 EVPOL<1:0>: Interrupt Event Polarity Select bits
 - 11 = Comparator interrupt is generated on a low-to-high or high-to-low transition of the comparator output
 - 10 = Comparator interrupt is generated on a high-to-low transition of the comparator output
 - 01 = Comparator interrupt is generated on a low-to-high transition of the comparator output
 - 00 = Comparator interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'

bit 4 CREF: Comparator Positive Input Configure bit

- 1 = Comparator non-inverting input is connected to the internal CVREF
- 0 = Comparator non-inverting input is connected to the CXINA pin

bit 3-2 Unimplemented: Read as '0'

- bit 1-0 CCH<1:0>: Comparator Negative Input Select bits for Comparator
 - 11 = Comparator inverting input is connected to the IVREF
 - 10 = Comparator inverting input is connected to the CxIND pin
 - 01 = Comparator inverting input is connected to the CxINC pin
 - 00 = Comparator inverting input is connected to the CxINB pin
- **Note 1:** When using the 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.
 - 2: Setting this bit will invert the signal to the comparator interrupt generator as well. This will result in an interrupt being generated on the opposite edge from the one selected by EVPOL<1:0>.

^{© 2012-2019} Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	—		-	_			—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	_	-	—
15:8	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	SIDL		_			—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0		—		_			C2OUT	C10UT

REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

Legend:

bit 1

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in IDLE Control bit

1 = All Comparator modules are disabled in IDLE mode

0 = All Comparator modules continue to operate in the IDLE mode

bit 12-2 Unimplemented: Read as '0'

- C2OUT: Comparator Output bit
 - 1 = Output of Comparator 2 is a '1'
 - 0 = Output of Comparator 2 is a '0'

bit 0 C1OUT: Comparator Output bit

- 1 = Output of Comparator 1 is a '1'
- 0 = Output of Comparator 1 is a '0'

25.0 COMPARATOR VOLTAGE REFERENCE (CVREF)


Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS60001109), which is available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them. A block diagram of the module is illustrated in Figure 25-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The CVREF module has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin





Downloaded from Arrow.com.

^{© 2012-2019} Microchip Technology Inc.

25.1

TABLE 25-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

	16/0	I		V Register
	17/1	Ι	3:0>	T, and IN
	18/2	Ι	CVR<3:0>	2 "CLR, SE
	19/3	I		Section 12.
	20/4	I	CVRSS	tively. See
	21/5	I	CVRR	JxC, respec
	22/6	I	CURDE CURR CURSS	4, 0x8 and (
	23/7	Ι	Ι	offsets of 0x
Bits	24/8	Ι	Ι	xadecimal. sses, plus c
	25/9	Ι	Ι	shown in he irtual addre
	26/10	I	I	ed, read as '0'. Reset values are shown in hexadecimal. 3, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers
	27/11	Ι	1	as '0'. Rese id INV regist
	28/12	I	Ι	ented, read SLR, SET ar
	29/13	I	I	Legend: x = unknown value on Reset; = unimplement Note 1: The register in this table has corresponding CLF
	30/14	I		n Reset; — ble has corr
	31/15	I	NO	own value o ter in this ta
6	Bit Range	31:16	15:0	= unkno te regis
	Register ⁽¹⁾ əmsN			1: Th
	Virtual Addr (#_0878)	0000	2000	Legend: Note 1

more information.

DS60001185H-page 250

0000

0000

steseA IIA

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_		_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	-	-	_	_	—
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	0N ⁽¹⁾	_	_	—	_	—	_	—
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	CVROE	CVRR	CVRSS		CVR<	<3:0>	

REGISTER 25-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15	ON: Comparator Voltage Reference On bit ⁽¹⁾
	1 = Module is enabled
	Setting this bit does not affect other bits in the register.
	0 = Module is disabled and does not consume current
	Clearing this bit does not affect the other bits in the register.
bit 14-7	Unimplemented: Read as '0'
bit 6	CVROE: CVREFOUT Enable bit
	1 = Voltage level is output on CVREFOUT pin
	0 = Voltage level is disconnected from CVREFOUT pin
bit 5	CVRR: CVREF Range Selection bit
	1 = 0 to 0.67 CVRsRc, with CVRsRc/24 step size
	0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size
bit 4	CVRSS: CVREF Source Selection bit
	1 = Comparator voltage reference source, CVRSRC = (VREF+) – (VREF-) 0 = Comparator voltage reference source, CVRSRC = AVDD – AVSS
hit 2 0	CVR<3:0>: CVREF Value Selection $0 < CVR<3:0> < 15$ bits
bit 3-0	
	$\frac{\text{When CVRR} = 1}{\text{CVRR} = (C)(R_{2}(0)) + (C)(R_{2}(0))}$
	$CVREF = (CVR < 3:0 > /24) \bullet (CVRSRC)$
	$\frac{\text{When CVRR} = 0}{\text{CVRR} = 1/4 + (C)(R-2)(D)(22) + (C)(R-2)(R-2)(R-2)(R-2)(R-2)(R-2)(R-2)(R-2$
	$CVREF = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$

Note 1: When using 1:1 PBCLK divisor, the user software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

NOTES:

26.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note:	This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470
	family of devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 37. "Charge Time
	Measurement Unit (CTMU)"
	(DS60001167), which is available from the
	Documentation > Reference Manual
	section of the Microchip PIC32 web site
	(www.microchip.com/pic32).

The Charge Time Measurement Unit (CTMU) is a flexible analog module that has a configurable current source with a digital configuration circuit built around it. The CTMU can be used for differential time measurement between pulse sources and can be used for generating an asynchronous pulse. By working with other on-chip analog modules, the CTMU can be used for high resolution time measurement, measure capacitance, measure relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The CTMU module includes the following key features:

- Up to 13 channels available for capacitive or time measurement input
- On-chip precision current source
- 16-edge input trigger sources
- · Selection of edge or level-sensitive inputs
- · Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- · High precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Integrated temperature sensing diode
- · Control of current source during auto-sampling
- · Four current source ranges
- Time measurement resolution of one nanosecond

A block diagram of the CTMU is shown in Figure 26-1.




FIGURE 26-1: CTMU BLOCK DIAGRAM

 $\ensuremath{\textcircled{}^\circ}$ 2012-2019 Microchip Technology Inc.

	s	təsəЯ IIA	0000	0000	for	
		16/0	Ι	IRNG<1:0>	egisters'	
		17/1	I	IRNG	IND INV R	
		18/2			CLR, SET, a	
		19/3	EDG2SEL<3:0>		tion 12.2 "(
		20/4	EDG28	TRIM<5:0>	y. See <mark>Sec</mark>	
		21/5		ITRIM	espectivel	
		22/6	EDG2POL		8 and 0xC, re	
		23/7	EDG2MOD		et of 0x4, 0x	
	Bits	24/8	EDG1STAT	CTTRIG	decimal. plus an offse	
		25/9	EDG2STAT EDG1STAT EDG2MOD EDG2POL	IDISSEN	own in hexa al address, _l	
		26/10		EDGEN EDGSEQEN IDISSEN	x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.2 "CLR, SET, and INV Registers" for	
		27/11	EL<3:0>	EDGEN	s '0'. Reset d INV regist	
		28/12	EDG1SE	TGEN	ted, read a: LR, SET an	
RAP		29/13		CTMUSIDL TGEN	x = unknown value on Reset; = unimplemented, read as All registers in this table have corresponding CLR, SET and	
GISTEF		30/14	EDG1POL	Ι	Reset; — = e have corre	
TABLE 26-1: CTMU REGISTER MAP		31/15	31:16 EDG1MOD EDG1P01	NO	n value on l in this table	Iduori.
0	ŧ	ensA fi8	31:16	15:0	unknow egisters	
-E 26-1:		Register ^(†) əmsN				
TABI		Virtual Addr (#_0878)		NNZH	Legend: Note 1:	

DS60001185H-page 254

Control Register

26.1

x = Bit is unknown

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
51.24	EDG1MOD	EDG1POL		EDG1S	EL<3:0>		EDG2STAT	EDG1STAT
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
23.10	EDG2MOD	EDG2POL		EDG2S	EL<3:0>		—	—
15:8	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ON	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN ⁽²⁾	CTTRIG
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0			ITRIM	1<5:0>			IRNG	<1:0>

REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is

- bit 31 EDG1MOD: Edge 1 Edge Sampling Select bit
 - 1 = Input is edge-sensitive
 - 0 = Input is level-sensitive
- bit 30 EDG1POL: Edge 1 Polarity Select bit
 - 1 = Edge 1 programmed for a positive edge response
 - 0 = Edge 1 programmed for a negative edge response

bit 29-26 EDG1SEL<3:0>: Edge 1 Source Select bits

- 1111 = Reserved
- 1110 = C2OUT pin is selected
- 1101 = C1OUT pin is selected
- 1100 = IC3 Capture Event is selected
- 1011 = IC2 Capture Event is selected
- 1010 = IC1 Capture Event is selected
- 1001 = CTED8 pin is selected
- 1000 = CTED7 pin is selected 0111 = CTED6 pin is selected
- 0111 = CTED5 pin is selected
- 0101 = CTED3 pin is selected 0101 = CTED4 pin is selected
- 0100 = CTED3 pin is selected
- 0011 = CTED1 pin is selected
- 0010 = CTED2 pin is selected
- 0001 = OC1 Compare Event is selected
- 0000 = Timer1 Event is selected

bit 25 EDG2STAT: Edge 2 Status bit

Indicates the status of Edge 2 and can be written to control edge source

- 1 = Edge 2 has occurred
- 0 = Edge 2 has not occurred
- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 31-42) in Section 31.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

© 2012-2019 Microchip Technology Inc.

REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED) EDG1STAT: Edge 1 Status bit bit 24 Indicates the status of Edge 1 and can be written to control edge source 1 = Edge 1 has occurred 0 = Edge 1 has not occurred bit 23 EDG2MOD: Edge 2 Edge Sampling Select bit 1 = Input is edge-sensitive 0 = Input is level-sensitive bit 22 EDG2POL: Edge 2 Polarity Select bit 1 = Edge 2 programmed for a positive edge response 0 = Edge 2 programmed for a negative edge response bit 21-18 EDG2SEL<3:0>: Edge 2 Source Select bits 1111 = Reserved 1110 = C2OUT pin is selected 1101 = C1OUT pin is selected 1100 = PBCLK clock is selected 1011 = IC3 Capture Event is selected 1010 = IC2 Capture Event is selected 1001 = IC1 Capture Event is selected 1000 = CTED13 pin is selected 0111 = CTED12 pin is selected 0110 = CTED11 pin is selected 0101 = CTED10 pin is selected 0100 = CTED9 pin is selected 0011 = CTED1 pin is selected 0010 = CTED2 pin is selected 0001 = OC1 Compare Event is selected 0000 = Timer1 Event is selected bit 17-16 Unimplemented: Read as '0' bit 15 **ON:** ON Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0' CTMUSIDL: Stop in Idle Mode bit bit 13 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode TGEN: Time Generation Enable bit⁽¹⁾ bit 12 1 = Enables edge delay generation 0 = Disables edge delay generation bit 11 EDGEN: Edge Enable bit 1 = Edges are not blocked 0 = Edges are blocked

- Note 1: When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - 3: Refer to the CTMU Current Source Specifications (Table 31-42) in Section 31.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

REGISTER 26-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

bit 10	EDGSEQEN: Edge Sequence Enable bit
	1 = Edge 1 must occur before Edge 2 can occur
	0 = No edge sequence is needed
bit 9	IDISSEN: Analog Current Source Control bit ⁽²⁾
	1 = Analog current source output is grounded
	0 = Analog current source output is not grounded
bit 8	CTTRIG: Trigger Control bit
	1 = Trigger output is enabled
	0 = Trigger output is disabled
bit 7-2	ITRIM<5:0>: Current Source Trim bits
	011111 = Maximum positive change from nominal current
	011110
	•
	• 000001 = Minimum positive change from nominal current
	000000 = Nominal current output specified by IRNG<1:0>
	111111 = Minimum negative change from nominal current
	•
	•
	• 100010
	100010 100001 = Maximum negative change from nominal current
h #4.0	IRNG<1:0>: Current Range Select bits ⁽³⁾
bit 1-0	-
	11 = 100 times base current
	10 = 10 times base current
	01 = Base current level 00 = 1000 times base current ⁽⁴⁾
	$00 = 1000 \text{ limes base current}^{3}$

- **Note 1:** When this bit is set for Pulse Delay Generation, the EDG2SEL<3:0> bits must be set to '1110' to select C2OUT.
 - 2: The ADC module Sample and Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitive measurement, must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC module must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.
 - Refer to the CTMU Current Source Specifications (Table 31-42) in Section 31.0 "Electrical Characteristics" for current values.
 - 4: This bit setting is not available for the CTMU temperature diode.

^{© 2012-2019} Microchip Technology Inc.

NOTES:

27.0 POWER-SAVING FEATURES

This data sheet summarizes the features Note: of the PIC32MX330/350/370/430/450/470 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130), which is available from the Documentation > Reference Manual section of the PIC32 Microchip web site (www.microchip.com/pic32).

This section describes power-saving features for the PIC32MX330/350/370/430/450/470 family of devices. These PIC32 devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

27.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

27.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.
- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock

running.

• Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

27.3 Power-Saving Operation

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

27.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- The CPU is Halted.
- The system clock source is typically shutdown. See Section 27.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to the USB section for specific details.
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

^{© 2012-2019} Microchip Technology Inc.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

27.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor ratio.
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator startup delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- · On a WDT time-out interrupt

27.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as the USB, Interrupt Controller, DMA, and the bus matrix are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

DS60001185H-page 260

27.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid. To disable a peripheral, the associated PMDx bit must be set to '1'. To enable a peripheral, the associated PMDx bit must be cleared (default). See Table 27-1 for more information.

Note: Disabling a peripheral module while it's ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMDx bits.

Peripheral ⁽¹⁾	PMDx bit Name ⁽¹⁾	Register Name and Bit Location
ADC1	AD1MD	PMD1<0>
СТМИ	CTMUMD	PMD1<8>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
2C1	I2C1MD	PMD5<16>
2C2	I2C2MD	PMD5<17>
USB ⁽²⁾	USBMD	PMD5<24>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output	REFOMD	PMD6<1>
PMP	PMPMD	PMD6<16>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MX330/350/ 370/430/450/470 Controller Family Features" for the lists of available peripherals.

2: Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

© 2012-2019 Microchip Technology Inc.

27.4.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32 devices include two features to prevent alterations to enabled or disabled peripherals:

- · Control register lock sequence
- · Configuration bit select lock

27.4.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 6. "Oscillator"** (DS60001112) in the *"PIC32 Family Reference Manual"* for details.

27.4.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

28.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MX330/350/370/430/450/470 family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to 32. "Configuration" Section (DS60001124) and Section 33. "Programming and **Diagnostics**" (DS60001129), which are available from the Documentation > Reference Manual section of the Microchip PIC32 web site (www.microchip.com/pic32).

The PIC32MX330/350/370/430/450/470 family of devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])

28.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- CFGCON: Configuration Control Register

In addition, the DEVID register (Register 28-6) provides device and revision information.

PIC32MX330/350/370/430/450/470

ABL	TABLE 28-1:		DEVCFG: DEVICE CONFIGURAT	DEVICI	E CONFI	IGURATI	ON WC	FION WORD SUMMARY	IMARY									
((Bits								9
(BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1 16/0	o t929A IIA
		31:16		FUSBIDIO	IOL1WAY	PMDL1WAY				1		1			I	FSI	FSRSSEL<2:0>	XXXX
2		15:0								USERID<15:0>	5:0>							XXXX
		31:16	1	Ι	I	Ι	I	I	I	I	I	I	I	I	I	FPL	FPLLODIV<2:0>	XXXX
	חבעכרפע	15:0	UPLLEN ⁽¹⁾	-		Ι	-	NPL	UPLLIDIV<2:0> ⁽¹⁾	(1)		ΕP	FPLLMUL<2:0>	<u>^</u>	I	ΕP	FPLLIDIV<2:0>	XXXX
0		31:16	1	Ι	I	1	I	I	FWDTWIN	FWDTWINSZ<1:0> FWDTEN WINDIS	FWDTEN	WINDIS	I		>	WDTPS<4:0>		XXXX
0		15:0	FCKSM<1:0>	<1:0>	FPBDI	FPBDIV<1:0>	-	OSCIOFNC	POSCMOD<1:0>	2D<1:0>	IESO		FSOSCEN		I	Ē	FNOSC<2:0>	XXXX
ļ		31:16		—		СР				BWP		Ι		Ι		PWP<7:4>	:7:4>	XXXX
<u> </u>		15:0		PWP<3:0>	<3:0>		—	-	1	I	-	I	-	ICESEI	ICESEL<1:0>	JTAGEN	DEBUG<1:0>	XXXX
Legend:	1: × = 1. This	unkno:	Legend: x = unknown value on Reset; — = reserved, write as '1'. R	teset; — = I	reserved, wr	ĽĽ.	set values	teset values are shown in hexadecimal	n hexadecin	nal.								

This bit is only available on devices with a USB module. ÷ Note

ш	TABLE 28-2:		EVICE	ID, RE	VISION,	DEVICE ID, REVISION, AND CON	ONFIGU	FIGURATION SUMMARY		IARY									
		(ā	2								9
	Register 9msN	egnsA ti8	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	stəsəЯ IIA
/	3 CECCON	31:16	1	1						1	1	1	1			1	1		0000
		15:0	1	I	IOLOCK	IOLOCK PMDLOCK	I	1	1	I	I	I	I	I	JTAGEN	TROEN	1	TDOEN	000B
		31:16		VER<3:0>	<3:0>							DEVID<27:16>	:27:16>						XXXX ⁽¹⁾
		15:0								DEVID<15:0>	<15:0>								(1)
	3	31:16								20.127.231.02	10.101								0000
	F230 STORET	15:0								OT ONE T	< <u></u>								0000
	י = ר א = ר	unknov	vn value or	n Reset; —	- = unimpler	$\frac{1}{2}$ = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal	l as '0'. Res	tet values al	e shown in	hexadecim	nal.								
	Note 1: Rese	et valu	es are dep	endent on	Reset values are dependent on the device variant.	variant.													

DS60001185H-page 264

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31.24	—	—	—	CP	—	—	—	BWP	
23:16	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P	
23.10	—	—	—	—		PWP	<7:4>		
15:8	R/P	R/P	R/P	R/P	r-1 r-1 r-1 r-1				
15.0		PWP<	<3:0>		—	—	—	—	
7.0	r-1	r-1	r-1	R/P	R/P	R/P	R/P	R/P	
7:0	_			ICESE	L<1:0>	JTAGEN ⁽¹⁾	DEBU	G<1:0>	

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Legend:	r = Reserved bit	P = Programmable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

- bit 31 Reserved: Write '0'
- bit 30-29 Reserved: Write '1'
- bit 28 **CP:** Code-Protect bit
 - Prevents boot and program Flash memory from being read or modified by an external programming device.
 - 1 = Protection is disabled
 - 0 = Protection is enabled
- bit 27-25 Reserved: Write '1'
- bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

- 1 = Boot Flash is writable
- 0 = Boot Flash is not writable
- bit 23-20 Reserved: Write '1'
- bit 19-12 PWP<7:0>: Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

```
11111111 = Disabled
11111110 = 0xBD00_0FFF
11111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
11111010 = 0xBD00_4FFF
11111001 = 0xBD00 5FFF
11111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00 8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00_AFFF
11110011 = 0xBD00_BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00 EFFF
11101111 = 0xBD00_FFFF
01111111 = 0xBD07_FFFF
```

Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

- bit 11-5 **Reserved:** Write '1'
- bit 4-3 ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits 11 = PGEC1/PGED1 pair is used
 - 10 = PGEC2/PGED2 pair is used
 - 01 = PGEC3/PGED3 pair is used
 - 00 = Reserved
- bit 2 **JTAGEN:** JTAG Enable bit⁽¹⁾ 1 = JTAG is enabled
 - 0 = JTAG is disabled
- bit 1-0 **DEBUG<1:0>:** Background Debugger Enable bits (forced to '11' if code-protect is enabled) 1x = Debugger is disabled
 - 0x = Debugger is enabled
- Note 1: This bit sets the value for the JTAGEN bit in the CFGCON register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	r-1	r-1	r-1	r-1	r-1	r-1	R/P	R/P
31:24			—	-	—	—	FWDTWI	NSZ<1:0>
00.40	R/P	R/P	r-1	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN	WINDIS	—			WDTPS<4:0>		
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	1<1:0>	FPBDI	V<1:0>	—	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO		FSOSCEN		_	F	NOSC<2:0>	,

REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

egend: r = Reserved bit P = Programmable bit		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

bit 31-26 Reserved: Write '1'

bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits

- 11 = Window size is 25%
- 10 = Window size is 37.5%
- 01 = Window size is 50%
- 00 = Window size is 75%

bit 23 FWDTEN: Watchdog Timer Enable bit

- 1 = Watchdog Timer is enabled and cannot be disabled by software
- 0 = Watchdog Timer is not enabled; it can be enabled in software

bit 22 WINDIS: Watchdog Timer Window Enable bit

- 1 = Watchdog Timer is in non-Window mode
- 0 = Watchdog Timer is in Window mode

bit 21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

8
10100 = 1:1048576
10011 = 1:524288
10010 = 1:262144
10001 = 1:131072
10000 = 1:65536
01111 = 1:32768
01110 = 1:16384
01101 = 1:8192
01100 = 1:4096
01011 = 1:2048
01010 = 1:1024
01001 = 1:512
01000 = 1:256
00111 = 1:128
00110 = 1:64
00101 = 1:32
00100 = 1:16
00011 = 1:8
00010 = 1:4
00001 = 1:2
00000 = 1:1
All other combinations not shown result in operation = 10100

Note 1: Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

- 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled
- 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled
- 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output is disabled
 - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator is disabled
 - 10 = HS Oscillator mode is selected
 - 01 = XT Oscillator mode is selected
 - 00 = External Clock mode is selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 Reserved: Write '1'
- bit 5 **FSOSCEN:** Secondary Oscillator Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 **FNOSC<2:0>:** Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)⁽¹⁾
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the POSC (POSCMOD = 11) when using this oscillator source.

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31.24		_	—	-	_	_	-	—
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16		_	—	_	_	FPLLODIV<2:0>		
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN ⁽¹⁾	_	—	_	—	UP	LLIDIV<2:0>	.(1)
7.0	r-1	R/P-1	R/P	R/P-1	r-1	R/P	R/P	R/P
7:0	_	FPLLMUL<2:0>			—	FPLLIDIV<2:0>		

REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Legend: r = Reserved bit P = Programmable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is the second s	unknown

bit 31-19 Reserved: Write '1'

bit 18-16 **FPLLODIV<2:0>:** Default PLL Output Divisor bits

- 111 = PLL output divided by 256 110 = PLL output divided by 64 101 = PLL output divided by 32 100 = PLL output divided by 16 011 = PLL output divided by 8 010 = PLL output divided by 4 001 = PLL output divided by 2 000 = PLL output divided by 1 UPLLEN: USB PLL Enable bit⁽¹⁾ bit 15 1 = Disable and bypass USB PLL 0 = Enable USB PLL bit 14-11 Reserved: Write '1' bit 10-8 UPLLIDIV<2:0>: USB PLL Input Divider bits⁽¹⁾ 111 = 12x divider 110 = 10x divider 101 = 6x divider 100 = 5x divider 011 = 4x divider 010 = 3x divider001 = 2x divider 000 = 1x divider bit 7 Reserved: Write '1' bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits 111 = 24x multiplier 110 = 21x multiplier 101 = 20x multiplier 100 = 19x multiplier 011 = 18x multiplier 010 = 17x multiplier 001 = 16x multiplier 000 = 15x multiplier
- bit 3 Reserved: Write '1'

Note 1: This bit is available on PIC32MX4XX devices only.

^{© 2012-2019} Microchip Technology Inc.

REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits

- 111 = **12x divider**
- 110 = 10x divider
- 101 = 6x divider
- 100 = 5x divider
- 011 = 4x divider
- 010 = 3x divider
- 001 = 2x divider
- 000 = 1x divider
- Note 1: This bit is available on PIC32MX4XX devices only.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/P	R/P	R/P	R/P	U-0	U-0	U-0	U-0
31:24	FVBUSONIO	FUSBIDIO	IOL1WAY	PMDL1WAY	_	—	_	_
00.40	U-0	U-0	U-0	U-0	U-0	R/P	R/P	R/P
23:16	—	—	—	—	_	F٤	SRSSEL<2:0)>
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8	USERID<15:8>							
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7:0	USERID<7:0>							

REGISTER 28-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

 bit 31
 FVBUSONIO: USB VBUS_ON Selection bit

 1 = VBUSON pin is controlled by the USB module

 0 = VBUSON pin is controlled by the port function

 bit 30
 FUSBIDIO: USB USBID Selection bit

 1 = USBID pin is controlled by the USB module

 0 = USBID pin is controlled by the port function

- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 28 **PMDL1WAY:** Peripheral Module Disable Configuration bit
 - 1 = Allow only one reconfiguration
 - 0 = Allow multiple reconfigurations
- bit 27-19 Unimplemented: Read as '0'
- bit 18-16 **FSRSSEL<2:0>:** Shadow Register Set Priority Select bit

These bits assign an interrupt priority to a shadow register.

- 111 = Shadow register set used with interrupt priority 7
- 110 = Shadow register set used with interrupt priority 6
- 101 = Shadow register set used with interrupt priority 5
- 100 = Shadow register set used with interrupt priority 4
- 011 = Shadow register set used with interrupt priority 3
- 010 = Shadow register set used with interrupt priority 2
- 001 = Shadow register set used with interrupt priority 1
- 000 = Shadow register set used with interrupt priority 0

bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_			—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	-	_	_		_	—
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
15:8	_	_	IOLOCK ⁽¹⁾	PMDLOCK ⁽¹⁾	—	_	_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1
7:0	_			_	JTAGEN	TROEN	_	TDOEN

REGISTER 28-5: CFGCON: CONFIGURATION CONTROL REGISTER

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

- bit 13 IOLOCK: Peripheral Pin Select Lock bit⁽¹⁾
 1 = Peripheral Pin Select is locked. Writes to PPS registers is not allowed
 0 = Peripheral Pin Select is not locked. Writes to PPS registers is allowed
 bit 12 PMDLOCK: Peripheral Module Disable bit⁽¹⁾
 1 = Peripheral module is locked. Writes to PMD registers is not allowed
 - 0 = Peripheral module is not locked. Writes to PMD registers is allowed

bit 11-4 Unimplemented: Read as '0'

- bit 3 JTAGEN: JTAG Port Enable bit
 - 1 = Enable the JTAG port
 - 0 = Disable the JTAG port

bit 2 TROEN: Trace Output Enable bit

- 1 = Enable trace outputs and start trace clock (trace probe must be present)
- 0 = Disable trace outputs and stop trace clock

bit 1 Unimplemented: Read as '0'

- bit 0 TDOEN: TDO Enable for 2-Wire JTAG
 - 1 = 2-wire JTAG protocol uses TDO
 - 0 = 2-wire JTAG protocol does not use TDO
- Note 1: To change this bit, the unlock sequence must be performed. Refer to Section 6. "Oscillator" (DS60001112) in the "PIC32 Family Reference Manual" for details.

PIC32MX330/350/370/430/450/470

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R	R	R	R	R	R	R	R
31:24	VER<3:0> ⁽¹⁾				DEVID<27:24> ⁽¹⁾			
00.40	R	R	R	R	R	R	R	R
23:16	DEVID<23:16> ⁽¹⁾							
45.0	R	R	R	R	R	R	R	R
15:8	DEVID<15:8> ⁽¹⁾							
7.0	R	R	R	R	R	R	R	R
7:0				DEVID<	:7:0> ⁽¹⁾			

REGISTER 28-6: DEVID: DEVICE AND REVISION ID REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS60001145) for a list of Revision and Device ID values.

© 2012-2019 Microchip Technology Inc.

28.2 On-Chip Voltage Regulator

All PIC32MX330/350/370/430/450/470 devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX330/350/370/430/450/470 family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP pin (see Figure 28-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 31.1 "DC Characteristics".

Note:	It is important that the low-ESR capacitor
	is placed as close as possible to the VCAP
	pin.

28.2.1 HIGH VOLTAGE DETECT (HVD)

The HVD module monitors the core voltage at the VCAP pin. If a voltage above the required level is detected on VCAP, the I/O pins are disabled and the device is held in Reset as long as the HVD condition persists. See parameter HV10 (VHVD) in Table 31-11 in Section 31.1 "DC Characteristics" for more information.


28.2.2 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

28.2.3 ON-CHIP REGULATOR AND BOR

PIC32MX330/350/370/430/450/470 devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in Section 31.1 "DC Characteristics".





DS60001185H-page 274

28.3 Programming and Diagnostics


PIC32MX330/350/370/430/450/470 devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming[™] (ICSP[™]) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 28-2:

BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



29.0 INSTRUCTION SET

The PIC32MX330/350/370/430/450/470 family instruction set complies with the MIPS32[®] Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- · Core extend instructions
- Coprocessor 1 instructions
- Coprocessor 2 instructions

Note: Refer to "MIPS32[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set" at www.imgtec.com for more information.

© 2012-2019 Microchip Technology Inc.

PIC32MX330/350/370/430/450/470

NOTES:

30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window

Project-Based Workspaces:

- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

^{© 2012-2019} Microchip Technology Inc.

30.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

30.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

30.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

30.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

30.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

30.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX330/350/370/430/450/470 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX330/350/370/430/450/470 devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings

(See Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD \ge 2.3V (Note 3)	-0.3V to +6.0V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	-0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	200 mA
Maximum output current sourced/sunk by any 4x I/O pin	15 mA
Maximum output current sourced/sunk by any 8x I/O pin	25 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA

Note 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

3: See the "Device Pin Tables" section for the 5V tolerant pins.

^{© 2012-2019} Microchip Technology Inc.

31.1 DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range	Temp. Range	Max. Frequency
Characteristic	(in Volts)	(in °C)	PIC32MX330/350/370/430/450/470
DC5	2.3-3.6V ⁽¹⁾	-40°C to +85°C	100 MHz
DC5b	2.3-3.6V ⁽¹⁾	-40°C to +105°C	80 MHz
DC5c	2.3-3.6V ⁽¹⁾	0°C to +70°C	120 MHz

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Commercial Temperature Devices					
Operating Junction Temperature Range	TJ	0		+115	°C
Operating Ambient Temperature Range	TA	0	—	+70	°C
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
V-temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40		+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH) I/O Pin Power Dissipation: I/O = S (({VDD – VOH} x IOH) + S (VOL x IOL))	PD		Pint + Pi/c)	w
Maximum Allowed Power Dissipation	PDMAX	(Гј — Та)/θј	A	W

TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θJA	28	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θJA	47	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θJA	43	_	°C/W	1
Package Thermal Resistance, 124-pin VTLA	θJA	21	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHA	ARACTER	ISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
Operati	ng Voltag	e						
DC10	Vdd	Supply Voltage	2.3	_	3.6	V	_	
DC12	Vdr	RAM Data Retention Voltage (Note 1)	1.75	—	—	V	_	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	V	_	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	—	0.115	V/µs	_	

TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

^{© 2012-2019} Microchip Technology Inc.

DC CHARA	CTERISTICS	3	(unless of					
Parameter No.	Typical ⁽³⁾	Maximum	Units	Co	nditions			
Operating Current (IDD) ^(1,2)								
DC20	2.5	4	mA	4	4 MHz			
DC21	6	9	mA	10 MI	Hz (Note 4)			
DC22	11	17	mA	20 Mł	Hz (Note 4)			
DC23	21	32	mA	40 Mł	Hz (Note 4)			
DC24	30	45	mA	60 MI	Hz (Note 4)			
DC25	40	60	mA	8	0 MHz			
DC25a	50	75	mA 100 MHz, -40°C ≤ TA ≤ +85°C					
DC25c	72	84	mA 120 MHz, $0^{\circ}C \le TA \le +70^{\circ}C$					
DC26	100		μA	+25°C, 3.3V	LPRC (31 kHz) (Note 4)			

TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

2: The test conditions for IDD measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating (ON bit = 0), but the associated PMD bit is clear
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- CPU executing while(1) statement from Flash
- RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.

			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)				
DC CHARACT	ERISTICS		•	Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial			
				-40°($C \le TA \le +85^{\circ}C$ for Ind	ustrial	
				-40°0	$C \le TA \le +105^{\circ}C$ for V-	temp	
Parameter No.	Typical ⁽²⁾	Maximum	Units Conditions				
Idle Current (li	DLE): Core Of	f, Clock on E	Base Currei	nt (Note 1)			
DC30a	1	2.2	mA 4 MHz				
DC31a	3	5	mA		10 MHz (Note 3)		
DC32a	5	7	mA		20 MHz (Note 3)		
DC33a	8	13	mA		40 MHz (Note 3)		
DC34a	11	18	mA		60 MHz (Note 3)		
DC34b	15	24	mA		80 MHz		
DC34c	19	29	mA	100 MHz, -40°C ≤ TA ≤ +85°C			
DC34d	25	34	mA	120 MHz, 0°C ≤ TA ≤ +70°C			
DC37a	100	_	μA	-40°C			
DC37b	250	_	μA	+25°C	3.3V	LPRC (31 kHz) (Note 3)	
DC37c	380	_	μA	+85°C		(1010 0)	

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: The test conditions for IIDLE measurements are as follows:

 Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8

• CPU is in Idle mode (CPU core is halted), program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1

- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: This parameter is characterized, but not tested in manufacturing.

© 2012-2019 Microchip Technology Inc.

PIC32MX330/350/370/430/450/470

DC CHAR		TICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No	. Typ.⁽²⁾	Max.	Units	nits Conditions						
PIC32MX3	30 Device	s Only								
Power-Dov	wn Currer	nt (IPD) (N	lote 1)							
DC40k	20	55	μA	-40°C						
DC40I	38	55	μA	+25°C	Base Power-Down Current					
DC40n	128	167	μA	+85°C	Base Power-Down Current					
DC40m	261	419	μA	+105°C						
PIC32MX4	30 Device	s Only								
Power-Dov	wn Currer	nt (IPD) (N	Note 1)							
DC40k	12	28	μA	-40°C						
DC40I	21	28	μA	+25°C	Base Dower Down Current					
DC40n	128	167	μA	+85°C	Base Power-Down Current					
DC40m	261	419	μA	+105°C						
PIC32MX3	50F128 D	evices O	nly							
Power-Dov	wn Currer	nt (IPD) (N	Note 1)							
DC40k	31	70	μA	-40°C						
DC40I	45	70	μΑ	+25°C	Base Dewer Dewer Current					
DC40n	175	280	μA	+85°C	Base Power-Down Current					
DC40m	415	600	μA	+105°C						
PIC32MX4	50F128 D	evices O	nly							
Power-Dov	wn Currer	nt (IPD) (N	lote 1)							
DC40k	19	35	μA	-40°C						
DC40I	28	35	μA	+25°C	Read Dower Down Current					
DC40n	175	280	μA	+85°C	Base Power-Down Current					
DC40m	415	600	μA	+105°C						
Note 1:	 Oscillate externa OSC2/0 USB PL 	or mode l square CLKO is c L oscillat	is EC (for wave fron configurec tor is disa	n rail-to-rail, (OS) I as an I/O input bled if the USB r	w) and EC+PLL (for above 8 MHz) with OSC1 driven by C1 input clock input over/undershoot < 100 mV required)					

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

 CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch a disabled and SRAM data memory Wait states = 1

- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- **5**: 120 MHz commercial devices only (0°C to +70°C).

DS60001185H-page 286

DC CHARA	CTERIST	TICS			nditions: 2.3V to 3.6V (unless otherwise stated) $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp				
Param. No.	Typ. ⁽²⁾	Max.	Units		Conditions				
PIC32MX350F256 Devices Only									
Power-Dow	n Currer	nt (IPD) (N	lote 1)	_					
DC40k	38	80	μΑ	-40°C					
DC40I	57	80	μΑ	+25°C	Base Power-Down Current				
DC40n	220	352	μΑ	+85°C	Base Power-Down Current				
DC40m	513	749	μA	+105°C					
PIC32MX45	0F256 D	evices O	nly						
Power-Dow	n Currer	nt (IPD) (N	lote 1)						
DC40k	26	42	μΑ	-40°C					
DC40o	26	42	μA	0°C ⁽⁵⁾					
DC40I	26	42	μΑ	+25°C	Base Power-Down Current				
DC40p	250	352	μA	+70°C ⁽⁵⁾					
DC40n	250	352	μA	+85°C					
DC40m	513	749	μA	+105°C					
Note 1: T	he test co	onditions	for IPD m	easurements are	as follows:				

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: The test conditions for IPD measurements are as follows:

• Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)

- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- **5**: 120 MHz commercial devices only (0°C to +70°C).

PIC32MX330/350/370/430/450/470

					onditions: 2.3V to 3.6V (unless otherwise stated)				
DC CHARACTERISTICS		Operatir	Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial						
		$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
				-40°C \leq TA \leq +105°C for V-temp					
Param. No.	Typ. ⁽²⁾	Max.	Units		Conditions				
PIC32MX37	0 Device	s Only	•						
Power-Dow	n Currer	nt (IPD) (N	lote 1)						
DC40k	55	95	μΑ	-40°C					
DC40I	81	95	μΑ	+25°C	Base Power-Down Current				
DC40n	281	450	μΑ	+85°C					
DC40m	559	895	μA	+105°C					
PIC32MX47	0 Device	s Only							
Power-Dow	n Currer	nt (IPD) (N	lote 1)						
DC40k	33	78	μΑ	-40°C					
DC40o	33	78	μA	0°C ⁽⁵⁾					
DC40I	49	78	μΑ	+25°C	Base Power-Down Current				
DC40p	281	450	μA	+70°C ⁽⁵⁾	Base Power-Down Current				
DC40n	281	450	μΑ	+85°C					
DC40m	559	895	μA	+105°C					
PIC32MX33	0/350/37	0/430/45	0/470 Dev	/ices					
Module Diff	erential	Current							
DC41e	6.7	20	μΑ	3V	Watchdog Timer Current: ΔIWDT (Note 3)				
DC42e	29.1	50	μA	3V	RTCC + Timer1 w/32 kHz Crystal: △IRTCC (Note 3)				
DC43d	1000	1200	μA	3V	ADC: Aladc (Notes 3,4)				
Note 1: T	he test co	onditions	for IPD m	easurements are	e as follows:				
•					w) and EC+PLL (for above 8 MHz) with OSC1 driven by				
		•			C1 input clock input over/undershoot < 100 mV required)				
			0	l as an I/O input	•				
•	USB PL	L oscillat	tor is disa	bled if the USB r	nodule is implemented. PBCLK divisor = 1:8				

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8

• CPU is in Sleep mode, program Flash memory Wait states = 7, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1

- No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is set
- · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- Voltage regulator is off during Sleep mode (VREGS bit in the RCON register = 0)
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- The Δ current is the additional current consumed when the module is enabled. This current should be 3: added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: 120 MHz commercial devices only (0°C to +70°C).

Standard Operating Conditions: 2.3V to 3.6V

DC CHA	RACTE	RISTICS	Operating temp					
Param. No.	Symb.	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
		Input Low Voltage						
DI10	VIL	I/O Pins with PMP	Vss	—	0.15 Vdd	V		
		I/O Pins	Vss	—	0.2 Vdd	V		
DI18		SDAx, SCLx	Vss	—	0.3 Vdd	V	SMBus disabled (Note 4)	
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)	
		Input High Voltage						
DI20	Viн	I/O Pins not 5V-tolerant ⁽⁵⁾	0.65 Vdd	—	Vdd	V	(Note 4,6)	
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.25 VDD + 0.8V	—	5.5	V	(Note 4,6)	
		I/O Pins 5V-tolerant ⁽⁵⁾	0.65 Vdd	—	5.5	V		
DI28		SDAx, SCLx	0.65 Vdd	—	5.5	V	SMBus disabled (Note 4,6)	
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, 2.3V ≤ VPIN ≤ 5.5 (Note 4,6)	
DI30	ICNPU	Change Notification Pull-up Current	—	—	-50	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)	
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	50		—	μA	VDD = 3.3V, VPIN = VDD	

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- **6:** The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

DC CHA	ARACTE	RISTICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symb.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
DI50		Input Leakage Current (Note 3) I/O Ports	_		<u>+</u> 1	μA	$Vss \leq VPIN \leq VDD$,		
DI51		Analog Input Pins	_	_	<u>+</u> 1	μΑ	Pin at high-impedance VSS \leq VPIN \leq VDD, Pin at high-impedance		
DI55 DI56		MCLR ⁽²⁾ OSC1			<u>+</u> 1 <u>+</u> 1	μΑ μΑ	$Vss \le VPIN \le VDD$ $Vss \le VPIN \le VDD,$ $XT and HS modes$		
DI60a	licl	Input Low Injection Current	0	_	_5(7,10)	mA	Pins with Analog functions. Exceptions: [N/A] = 0 mA max Digital 5V tolerant desig- nated pins. Exceptions: [N/A] = 0 mA max Digital non-5V tolerant desig- nated pins. Exceptions: [N/A] = 0 mA max		

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- **10:** Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (Vss 0.3)).
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

DS60001185H-page 290

DC CH4	RACTE	RISTICS	Standard Operating Conditions: 2.3V to 3.6V(unless otherwise stated)Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp						
Param. No.	Symb.	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions		
DI60b	Іісн	Input High Injection Current	0	_	+5 ^(8,9,10)	mA	Pins with Analog functions. Exceptions: [SOSCI, SOSCO, OSC1, D+, D-] = 0 mA max. Digital 5V tolerant desig- nated pins (VIH < $5.5V$) ⁽⁹⁾ . Exceptions: [All] = 0 mA max. Digital non-5V tolerant desig- nated pins. Exceptions: [N/A] = 0 mA max.		
DI60c	∑IICT	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽¹¹⁾		+20 ⁽¹¹⁾	mA	Absolute instantaneous sum of all \pm input injection cur- rents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the "Device Pin Tables" section for the 5V tolerant pins.
- 6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.
- 7: VIL source < (VSS 0.3). Characterized but not tested.
- 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
- **9:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
- 10: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).</p>
- 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

			Standar (unless				s: 2.3V to 3.6V
DC CHA	ARACTER	ISTICS	Operatin	ig tempe	erature	-40°C ≤	$A \le +70^{\circ}C$ for Commercial $\le TA \le +85^{\circ}C$ for Industrial $\le TA \le +105^{\circ}C$ for V-temp
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - All I/O output pins not defined as 8x Sink Driver pins	_	_	0.4	V	Iol \leq 9 mA, Vdd = 3.3V
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC15, RD2, RD10, RF6, RG6	_	_	0.4	v	$\text{IOL} \leq 15 \text{ mA}, \text{ VDD} = 3.3 \text{V}$
DO20	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - All I/O output pins not defined as 8x Source Driver pins	2.4	_	_	v	Ioh \ge -10 mA, Vdd = 3.3V
		Output High Voltage I/O Pins: 8x Source Driver Pins - RC15, RD2, RD10, RF6, RG6	2.4	_	_	v	Ioh \ge -15 mA, Vdd = 3.3V
		Output High Voltage	1.5 ⁽¹⁾	_	_		IOH \ge -14 mA, VDD = 3.3V
		4x Source Driver Pins - All I/O	2.0 ⁽¹⁾	_	—	V	IOH \ge -12 mA, VDD = 3.3V
DO20A		output pins not defined as 8x Sink Driver pins	3.0 ⁽¹⁾	_	_		IOH \ge -7 mA, VDD = 3.3V
DOZUA	VONI	Output High Voltage	1.5 ⁽¹⁾	_	-		IOH \ge -22 mA, VDD = 3.3V
		8x Source Driver Pins - RC15,	2.0 ⁽¹⁾	—	-	V	Ioh \geq -18 mA, Vdd = 3.3V
		RD2, RD10, RF6, RG6	3.0 ⁽¹⁾	—	-	1 1	Ioh \geq -10 mA, Vdd = 3.3V

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

TABLE 31-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Co (unless otherwise state Operating temperature					
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾	Typical	Max.	Units	Conditions	
BO10	Vbor	BOR Event on VDD transition high-to-low	2.0	_	2.3	V	_	

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 31-11: ELECTRICAL CHARACTERISTICS: HVD

DC CHARACTERISTICS		Standard Operating Co (unless otherwise state Operating temperature					
Param. No. ⁽¹⁾	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
HV10	Vhvd	High Voltage Detect on VCAP pin		2.5		V	_

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

^{© 2012-2019} Microchip Technology Inc.

DC CHA	RACTER	ISTICS	(unles	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^\circ C \leq TA \leq +70^\circ C \mbox{ for Commercial} \\ -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions							
D130	Ер	Cell Endurance	20,000	—		E/W	_			
D131	Vpr	VDD for Read	2.3	—	3.6	V				
D132	VPEW	VDD for Erase or Write	2.3	—	3.6	V	—			
D134	TRETD	Characteristic Retention	20	—	_	Year	Provided no other specifications are violated			
D135	IDDP	Supply Current during Programming	—	10	_	mA	_			
D138	Tww	Word Write Cycle Time ⁽⁴⁾	44	_	59	μs				
D136	Trw	Row Write Cycle Time ^(2,4)	2.8	3.3	3.8	ms	_			
D137	TPE	Page Erase Cycle Time ⁽⁴⁾	22 — 29 ms —							
D139	TCE	Chip Erase Cycle Time ⁽⁴⁾	86	—	116	ms	—			

TABLE 31-12: DC CHARACTERISTICS: PROGRAM MEMORY⁽³⁾

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The minimum SYSCLK for row programming is 8 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).

- **3:** Refer to the *"PIC32 Flash Programming Specification"* (DS60001145) for operating conditions during programming and erase cycles.
- 4: Translating this value to seconds depends on the FRC accuracy (see Table 31-20) and the FRC tuning values (see Register 8-2).

TABLE 31-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATE

DC CHARACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Required Flash Wait States	SYSCLK	Units	Conditions				
	0-40	MHz	-40°C to +85°C				
0 Wait State	0-30	MHz	-40°C to +105°C				
1 Wait State	41-80	MHz	-40°C to +85°C				
	31-60	MHz	-40°C to +105°C				
2 Wait States	81-100	MHz	-40°C to +85°C				
	61-80	MHz	-40°C to +105°C				
3 Wait States	101-120	MHz	0°C to +70°C				

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments	
D300	VIOFF	Input Offset Voltage	—	±7.5	±25	mV	AVDD = VDD, AVSS = VSS	
D301	VICM	Input Common Mode Voltage	0	_	Vdd	V	AVDD = VDD, AVss = Vss (Note 2)	
D302	CMRR	Common Mode Rejection Ratio	55	—		dB	Max VICM = (VDD - 1)V (Note 2)	
D303	TRESP	Response Time	—	150	400	ns	AVDD = VDD, AVss = Vss (Notes 1,2)	
D304	ON2ov	Comparator Enabled to Output Valid	—	—	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)	
D305	IVREF	Internal Voltage Reference	1.14	1.2	1.26	V	—	

TABLE 31-14: COMPARATOR SPECIFICATIONS

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

2: These parameters are characterized but not tested.

3: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

TABLE 31-15: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$							
Param. No.	Symbol	Characteristics	Min.	Comments						
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time.	_	_	10	μs	See Note 1			
D313	DACREFH		AVss		AVdd	V	CVRSRC with CVRSS = 0			
	Reference Range		VREF-	—	VREF+	V	CVRSRC with CVRSS = 1			
D314	DVREF	CVREF Programmable Output Range	0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size			
			0.25 x DACREFH	_	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/ 32 step size			
D315	DACRES	Resolution	—		DACREFH/24		CVRCON <cvrr> = 1</cvrr>			
					DACREFH/32		CVRCON <cvrr> = 0</cvrr>			
D316	DACACC	Absolute Accuracy ⁽²⁾	—	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>			
			—	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>			

Note 1: Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

2: These parameters are characterized but not tested.

TABLE 31-16: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments	
D321	Cefc	External Filter Capacitor Value	8	10		μF	Capacitor must be low series resistance (3 ohm). Typical voltage on the VCAP pin is 1.8V.	

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX330/350/370/430/450/470 AC characteristics and timing parameters.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions					
DO50	Cosco	OSC2 pin			15	pF	In XT and HS modes when an external crystal is used to drive OSC1	
DO56	Сю	All I/O pins and OSC2	— — 50 pF EC mode					
DO58	Св	SCLx, SDAx			400	pF	In I ² C mode	

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-2: EXTERNAL CLOCK TIMING




TABLE 31-18: EXTERNAL CLOCK TIMING REQUIREMENTS

				Operating C Ierwise stat	onditions: 2. ted)	.3V to 3.	6V	
AC CH	ARACTEF	RISTICS	Operating te	emperature	$0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial -40°C $\le TA \le +85^{\circ}C$ for Industrial -40°C $\le TA \le +105^{\circ}C$ for V-temp			
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		50 50	MHz MHz	EC (Note 4) ECPLL (Note 3)	
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 4)	
OS12			4	—	10	MHz	XTPLL (Notes 3,4)	
OS13	1		10	—	25	MHz	HS (Note 4)	
OS14]		10		25	MHz	HSPLL	

0313			10	_	25		
OS14			10		25	MHz	HSPLL (Notes 3,4)
OS15			32	32.768	100	kHz	Sosc (Note 4)
OS20	Tosc	Tosc = 1/Fosc = Tcy (Note 2)	_	_	_	_	See parameter OS10 for Fosc value
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc		_	ns	EC (Note 4)
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_		0.05 x Tosc	ns	EC (Note 4)
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024		Tosc	(Note 4)
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	—	2	—	ms	(Note 4)
OS42	Gм	External Oscillator Transconductance (Primary Oscillator only)	_	12	_	mA/V	VDD = 3.3V, TA = +25°C (Note 4)

Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are Note 1: not tested.

2: Instruction cycle period (Tcy) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.

3: PLL input requirements: 4 MHz ≤ FPLLIN ≤ 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.

This parameter is characterized, but not tested in manufacturing. 4:

DS60001185H-page 298

TABLE 31-19: PLL CLOCK TIMING SPECIFICATIONS

AC CHA	RACTERI	STICS	Standard ((unless oth Operating t	herwise	stated) ture 0°(-4(C ≤ TA ≤)°C ≤ TA	+70°C fe ≤ +85°C	. 6V or Commercial c for Industrial C for V-temp
Param. No.	Symbol	Characteristic	cs ⁽¹⁾	Min.	Typical	Max.	Units	Conditions
OS50	Fplli	PLL Voltage Controlle Oscillator (VCO) Inpu Frequency Range		3.92	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes
OS51a	Fsys	On-Chip VCO System	n Frequency	60	—	120	MHz	Commercial devices
OS51b				60	—	100	MHz	Industrial devices
OS51c				60	—	80	MHz	V-temp devices
OS52	TLOCK	PLL Start-up Time (Lo	ock Time)	_	—	2	ms	—
OS53	DCLK	CLKO Stability ⁽²⁾ (Period Jitter or Cumu	ulative)	-0.25	_	+0.25	%	Measured over 100 ms period

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 40 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{40}{20}}} = \frac{D_{CLK}}{1.41}$$

TABLE 31-20: INTERNAL FRC ACCURACY

			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)									
AC CHA	RACTERISTICS	Operat	ing tempe	rature ($0^{\circ}C \le TA \le$	≤ +70°C for Commercial						
			$-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial									
			$-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp									
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions						
Internal	Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾											
F20b	20b FRC -0.9 — +0.9 % —											

Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.

TABLE 31-21: INTERNAL LPRC ACCURACY

AC CHA	RACTERISTICS	(unless	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Characteristics	Min.	Typical	Max.	Units	Conditions				
LPRC @	LPRC @ 31.25 kHz ⁽¹⁾									
F21	LPRC	-15	_	+15	%	—				

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 31-3: I/O TIMING CHARACTERISTICS





TABLE 31-22: I/O TIMING REQUIREMENTS

AC CHA	RACTERIS	STICS	Standard Opd (unless other Operating tem	wise state	ed)	+70°C for ≤ +85°C fo	Commercia or Industria	I
Param. No.	Symbol	Characteris	stics ⁽²⁾	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
DO31	TIOR	Port Output Rise Tin	ne	_	5	15	ns	Vdd < 2.5V
				_	5	10	ns	Vdd > 2.5V
DO32	TIOF	Port Output Fall Tim	е	—	5	15	ns	Vdd < 2.5V
				—	5	10	ns	VDD > 2.5V
DI35	DI35 TINP INTx Pin High or Low Time			10	_	_	ns	
DI40	Trbp	CNx High or Low Tir	me (input)	2	_	_	TSYSCLK	—

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS



^{© 2012-2019} Microchip Technology Inc.

FIGURE 31-5: EXTERNAL RESET TIMING CHARACTERISTICS




TABLE 31-23: RESETS TIMING

АС СНА	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions	
SY00	Τρυ	Power-up Period Internal Voltage Regulator Enabled		400	600	μs	—	
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.		1 μs + 8 SYSCLK cycles			_	
SY20	TMCLR	MCLR Pulse Width (low)	2			μs	—	
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μs	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 31-24: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СНА	ARACTERIS	TICS		(un	-40	ions: 2.3 °≤ Ta ≤ + °C ≤ Ta ≤ °C ≤ Ta ≤	70°C fe +85°C	or Comi ; for Ind	ustrial
Param. No.	Symbol	Charac	teristics ⁽²⁾		Min.	Units	Conditions		
TA10	T⊤xH	TxCK High Time	Synchrono with presc		[(12.5 ns or 1 ТРВ)/N] + 25 ns	—	—	ns	Must also meet parameter TA15
			Asynchror with presc		10	—		ns	
TA11	T⊤xL	TxCK Low Time	Synchrono with presc		[(12.5 ns or 1 ТРВ)/N] + 25 ns	—		ns	Must also meet parameter TA15
			Asynchror with presc		10	_		ns	—
TA15	ΤτχΡ	TxCK Input Period	Synchrono with presc		[(Greater of 25 ns or 2 Трв)/N] + 30 ns	—	_	ns	VDD > 2.7V
					[(Greater of 25 ns or 2 TPB)/N] + 50 ns	—	_	ns	VDD < 2.7V
			Asynchror with presc		20	—	_	ns	VDD > 2.7V (Note 3)
					50	—	_	ns	VDD < 2.7V (Note 3)
OS60	FT1	SOSC1/T1C Input Freque (oscillator en TCS bit (T1C	ncy Range abled by se		32		100	kHz	_
TA20	· · · · · · · · · · · · · · · · · · ·			СК	_		1	Трв	—

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

^{© 2012-2019} Microchip Technology Inc.

TABLE 31-25: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	ARACTERIS	TICS		(unless		≦ Ta ≤ + C ≤ Ta ≤	70°C fc +85°C		
Param. No.	Symbol Characteristics ¹⁷ Min Max Units Conditions								
TB10	ТтхН	TxCK High Time	Synchron prescaler		[(12.5 ns or 1 TPB)/N] + 25 ns	—	ns	Must also meet parameter TB15	N = prescale value (1, 2, 4, 8,
TB11	ΤτxL	TxCK Low Time	Synchron prescaler	ous, with	[(12.5 ns or 1 TPB)/N] + 25 ns	—	ns	Must also meet parameter TB15	16, 32, 64, 256)
TB15	T⊤xP	TxCK Input	Synchron prescaler		[(Greater of [(25 ns or 2 Трв)/N] + 30 ns	—	ns	VDD > 2.7V	
		Period			[(Greater of [(25 ns or 2 TPB)/N] + 50 ns	_	ns	VDD < 2.7V	
TB20	TCKEXTMRL	Delay from Clock Edge			ent 1 TPB —				-

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 31-26: INPUT CAPTURE MODULE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS	(unless oth	perating Conditions: 2.3V erwise stated) mperature $0^{\circ}C \le TA \le +70^{\circ}$ $-40^{\circ}C \le TA \le +$ $-40^{\circ}C \le TA \le +$)°C for C 85°C for	Commerc Industri	al	
Param. Symbol Characteristics ⁽¹⁾ Min. Max. Units							Con	ditions
IC10	TccL	ICx Input Low Time		[(12.5 ns or 1 ТРВ)/N] + 25 ns	-	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	ТссН	ICx Input	t High Time	[(12.5 ns or 1 ТРВ)/N] + 25 ns	—	ns	Must also meet parameter IC15.	
IC15	TccP	ICx Input	t Period	[(25 ns or 2 Трв)/N] + 50 ns	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 31-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Conditions				
OC10	TccF	OCx Output Fall Time	_	—	_	ns	See parameter DO32	
OC11	TccR	OCx Output Rise Time	—	—	_	ns	See parameter DO31	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 31-28: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$					
Param No.	Symbol Characteristics ¹			Typical ⁽²⁾	Max	Units	Conditions	
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50	—	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{© 2012-2019} Microchip Technology Inc.

FIGURE 31-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS




TABLE 31-29: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			dard Operating Conditions: 2.3V to 3.6V ess otherwise stated) ating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp			
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time (Note 3)	Тѕск/2			ns	_
SP11	TscH	SCKx Output High Time (Note 3)	Тѕск/2	—	_	ns	—
SP20	TscF	SCKx Output Fall Time (Note 4)	—	—		ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time (Note 4)	—	_		ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—		ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_		ns	See parameter DO31
SP35	TscH2doV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	—	—	20	ns	Vdd < 2.7V
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	—	—	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10	—		ns	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 31-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-30: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			d Operatir otherwise g temperat				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	TscL	SCKx Output Low Time (Note 3)	Tscк/2	—	_	ns	—	
SP11	TscH	SCKx Output High Time (Note 3)	Tsck/2		_	ns	—	
SP20	TscF	SCKx Output Fall Time (Note 4)	_	—	_	ns	See parameter DO32	
SP21	TscR	SCKx Output Rise Time (Note 4)	_	—	_	ns	See parameter DO32	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	—		ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	—	_	ns	See parameter DO31	
SP35	TscH2doV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_		20	ns	VDD < 2.7V	
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	—	_	ns	—	
SP40	TDIV2scH,	Setup Time of SDIx Data Input to	15	_		ns	VDD > 2.7V	
	TDIV2scL	SCKx Edge	20	_	_	ns	VDD < 2.7V	
SP41	TscH2DIL,	Hold Time of SDIx Data Input	15	—		ns	VDD > 2.7V	
	TscL2DIL	to SCKx Edge	20	—	_	ns	VDD < 2.7V	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not 3: violate this specification.

Assumes 50 pF load on all SPIx pins. 4:




FIGURE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-31: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$			
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Conditions				
SP70	TscL	SCKx Input Low Time (Note 3)	Тѕск/2	_	_	ns	—
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2			ns	
SP72	TscF	SCKx Input Fall Time				ns	See parameter DO32
SP73	TscR	SCKx Input Rise Time	—		_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—	_	ns	See parameter DO31
SP35		SDOx Data Output Valid after	—		15	ns	VDD > 2.7V
	TscL2doV	SCKx Edge		—	20	ns	VDD < 2.7V
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	—	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	10	—	_	ns	_
SP50	TssL2scH, TssL2scL	$\overline{\operatorname{SSx}} \downarrow$ to $\operatorname{SCKx} \uparrow$ or SCKx Input	175	—		ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	5	_	25	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

DS60001185H-page 308

TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS (CONTINUED)

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	Тѕск + 20	—	_	ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

^{© 2012-2019} Microchip Technology Inc.

FIGURE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 31-32: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP70	TscL	SCKx Input Low Time (Note 3)	Тѕск/2		_	ns	—
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	—	_	ns	—
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	—
SP73	TscR	SCKx Input Rise Time	—	5	10	ns	—
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—	_	ns	See parameter DO31
SP35	TscH2doV,	•	—	—	20	ns	VDD > 2.7V
	TscL2doV	SCKx Edge		_	30	ns	VDD < 2.7V
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	—	_	ns	—
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	—		ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

DS60001185H-page 310

TABLE 31-32: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol Characteristics ⁽¹⁾ Min.			Typical ⁽²⁾	Max.	Units	Conditions	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	175			ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тѕск + 20	—		ns	—	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	25	ns	—	


Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


3: The minimum clock period for SCKx is 40 ns.

4: Assumes 50 pF load on all SPIx pins.

FIGURE 31-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)







Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) AC CHARACTERISTICS Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for Commercial $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +105^{\circ}C$ for V-temp Param. Min.⁽¹⁾ Symbol **Characteristics** Units Conditions Max. No. IM10 Clock Low Time 100 kHz mode Трв * (BRG + 2) TLO:SCL μS 400 kHz mode ТРВ * (BRG + 2) μs Трв * (BRG + 2) 1 MHz mode ____ μs ____ (Note 2) IM11 **Clock High Time** 100 kHz mode Трв * (BRG + 2) THI:SCL μs 400 kHz mode TPB * (BRG + 2) ____ ____ μs 1 MHz mode TPB * (BRG + 2) ___ μs (Note 2) IM20 TF:SCL SDAx and SCLx 100 kHz mode 300 CB is specified to be ns Fall Time from 10 to 400 pF 20 + 0.1 Cв 400 kHz mode 300 ns 1 MHz mode 100 ns (Note 2) SDAx and SCLx 100 kHz mode CB is specified to be IM21 TR:SCL 1000 ns Rise Time from 10 to 400 pF 400 kHz mode 300 20 + 0.1 CB ns 1 MHz mode 300 ns (Note 2) IM25 100 kHz mode TSU:DAT Data Input 250 ___ ns Setup Time 400 kHz mode 100 ns 1 MHz mode 100 ns (Note 2) IM26 THD:DAT Data Input 100 kHz mode 0 ____ μs Hold Time 400 kHz mode 0 0.9 μs 1 MHz mode 0 0.3 μs (Note 2) IM30 TSU:STA Start Condition 100 kHz mode TPB * (BRG + 2) Only relevant for μs Setup Time Repeated Start 400 kHz mode TPB * (BRG + 2) ____ μs condition 1 MHz mode Трв * (BRG + 2) μS (Note 2) IM31 THD:STA Start Condition 100 kHz mode TPB * (BRG + 2) ____ After this period, the μs Hold Time first clock pulse is 400 kHz mode TPB * (BRG + 2) μs generated 1 MHz mode Трв * (BRG + 2) ___ μS (Note 2) ТРВ * (BRG + 2) IM33 TSU:STO Stop Condition 100 kHz mode μs Setup Time 400 kHz mode TPB * (BRG + 2) ____ μs

TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

1 MHz mode

(Note 2)

TPB * (BRG + 2)

μs

3: The typical value for this parameter is 104 ns.

^{© 2012-2019} Microchip Technology Inc.

TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE) (CONTINUED)

AC CHARACTERISTICS				Standard Operation (unless otherwise Operating temperation	stated) ture 0°(-40	C ≤ TA ≤ +)°C ≤ TA ≤	ons: 2.3V to 3.6V $\leq TA \leq +70^{\circ}C$ for Commercial $C \leq TA \leq +85^{\circ}C$ for Industrial $C \leq TA \leq +105^{\circ}C$ for V-temp			
Param. No.	Symbol	Characteristics		Min. ⁽¹⁾	Max.	Units	Conditions			
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	—			
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns				
			1 MHz mode (Note 2)	Трв * (BRG + 2)		ns				
IM40	TAA:SCL	Output Valid from Clock	100 kHz mode	—	3500	ns	—			
			400 kHz mode	—	1000	ns	—			
			1 MHz mode (Note 2)	_	350	ns	—			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	The amount of time the			
			400 kHz mode	1.3	_	μs	bus must be free			
		1 MHz mode (Note 2)		0.5	—	μS	before a new transmission can start			
IM50	Св	Bus Capacitive L	oading	—	400	pF	—			
IM51	Tpgd	Pulse Gobbler D	elay	52	312	ns	See Note 3			


Note 1: BRG is the value of the I^2C Baud Rate Generator.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: The typical value for this parameter is 104 ns.

FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)





^{© 2012-2019} Microchip Technology Inc.

TABLE 31-34: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTERIS	STICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$			
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3	—	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	-	μS	—
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	—	μS	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	—	μS	_
IS20	S20 TF:SCL	SCL SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode (Note 1)		100	ns	
IS21 TR:SCL	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode (Note 1)	—	300	ns	
IS25	TSU:DAT		100 kHz mode	250	_	ns	—
		Setup Time	400 kHz mode	100	—	ns	
			1 MHz mode (Note 1)	100	_	ns	
IS26	THD:DAT	Data Input	100 kHz mode	0	—	ns	—
		Hold Time	400 kHz mode	0	0.9	μs	
			1 MHz mode (Note 1)	0	0.3	μS	
IS30	TSU:STA	Start Condition	100 kHz mode	4700	—	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	—	ns	Start condition
			1 MHz mode (Note 1)	250	_	ns	
IS31	THD:STA	Start Condition	100 kHz mode	4000	—	ns	After this period, the first
		Hold Time	400 kHz mode	600		ns	clock pulse is generated
			1 MHz mode (Note 1)	250	—	ns	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	ns	
		Setup Time	400 kHz mode	600	_	ns]
			1 MHz mode (Note 1)	600		ns	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

-

АС СНА	RACTERIS		Standard O (unless othe Operating te	erwise s	t ated) re 0°C -40°	ions: 2.3V to 3.6V \leq TA \leq +70°C for Commercial C \leq TA \leq +85°C for Industrial C \leq TA \leq +105°C for V-temp			
Param. No.	Symbol	Characteristics		Min.	Max.	Units	Conditions		
IS34	THD:STO	Stop Condition	100 kHz mode	4000	—	ns	—		
		Hold Time	400 kHz mode	600	—	ns			
			1 MHz mode (Note 1)	250		ns			
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3500	ns	—		
			400 kHz mode	0	1000	ns			
			1 MHz mode (Note 1)	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	The amount of time the bus		
			400 kHz mode	1.3	—	μs	must be free before a new		
			1 MHz mode (Note 1)	0.5	_	μS	transmission can start		
IS50	Св	Bus Capacitive Loading		_	400	pF	—		

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

 $[\]ensuremath{\textcircled{}^\circ}$ 2012-2019 Microchip Technology Inc.

TABLE 31-35: ADC MODULE SPECIFICATIONS

AC CHA	AC CHARACTERISTICS ⁽⁵⁾			erwise stat	$0^{\circ}C \le TA \le$ -40°C $\le TA \le$	+70°C ≤ +85°C	3.6V for Commercial C for Industrial C for V-temp
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions
Device	Supply						
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 2.5	—	Lesser of VDD + 0.3 or 3.6	V	_
AD02	AVss	Module Vss Supply	Vss	—	Vss + 0.3	V	—
Referen	ce Inputs						•
AD05	Vrefh	Reference Voltage High	AVss + 2.0	_	AVdd	V	(Note 1)
AD05a	Ī		2.5	—	3.6	V	VREFH = AVDD (Note 3)
AD06	Vrefl	Reference Voltage Low	AVss	—	VREFH-2.0	V	(Note 1)
AD07	Vref	Absolute Reference Voltage (VREFH – VREFL)	2.0	—	AVDD	V	(Note 3)
AD08	IREF	Current Drain	—	250 —	400 3	μΑ μΑ	ADC operating ADC off
Analog	Input						•
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	—
AD13	VINL	Absolute VINL Input Voltage	AVss – 0.3	—	AVDD/2	V	_
AD14	Vin	Absolute Input Voltage	AVss – 0.3	—	AVDD + 0.3	V	—
AD15		Leakage Current		+/- 0.001	+/-0.610	μA	$V_{INL} = AV_{SS} = V_{REFL} = 0V,$ $AV_{DD} = V_{REFH} = 3.3V$ Source Impedance = 10 k Ω
AD17	Rin	Recommended Impedance of Analog Voltage Source		—	5K	Ω	(Note 1)
ADC Ac	curacy – N	leasurements with Exter	nal VREF+/VR	EF-			
AD20c	Nr	Resolution	1	0 data bits		bits	—
AD21c	INL	Integral Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)
AD23c	Gerr	Gain Error	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V
AD24n	EOFF	Offset Error	> -1	—	< 1	LSb	VINL = AVss = 0V, AVDD = 3.3V
AD25c	_	Monotonicity		_	_	_	Guaranteed

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

- 3: These parameters are characterized, but not tested in manufacturing.
- 4: Characterized with a 1 kHz sine wave.

5: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

DS60001185H-page 318

TABLE 31-35: ADC MODULE SPECIF	FICATIONS (CONTINUED)
--------------------------------	-----------------------

AC CHARACTERISTICS ⁽⁵⁾			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions		
ADC Ac	curacy – N	leasurements with Inter	nal VREF+/VR	EF-					
AD20d	Nr	Resolution	10 data bits			bits	(Note 3)		
AD21d	INL	Integral Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD22d	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVss = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)		
AD23d	Gerr	Gain Error	> -4	_	< 4	LSb	VINL = AVss = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD24d	Eoff	Offset Error	> -2	_	< 2	LSb	VINL = AVss = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD25d	—	Monotonicity		—		—	Guaranteed		
Dynami	c Performa	ance							
AD31b	SINAD	Signal to Noise and Distortion	55	58	—	dB	(Notes 3,4)		
AD34b	ENOB	Effective Number of Bits	9	9.5		bits	(Notes 3,4)		

Note 1: These parameters are not characterized or tested in manufacturing.

2: With no missing codes.

3: These parameters are characterized, but not tested in manufacturing.

4: Characterized with a 1 kHz sine wave.

5: Overall functional device operation at VBORMIN < VDD < VDDMIN is tested, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 31-10 for VBORMIN values.

AC CHARACTERISTICS ⁽²⁾					$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
ADC Input	ADC Speed	TAD Min.	Sampling Time Min.	Rs Max.	Vdd	ADC Channels Configuration				
AN0-AN14	1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX CHX ANX ADC				
	Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX ANX CHX ANX or VREF-				
AN15-AN27	400 ksps ⁽¹⁾	154 ns	1000 ns	500Ω	3.0V to 3.6V	ANX CHX ADC				

TABLE 31-36: 10-BIT CONVERSION RATE PARAMETERS

Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions	
Clock P	arameter	6						
AD50	D50 TAD ADC Clock Period ⁽²⁾		65	_		ns	See Table 31-36	
Conver	sion Rate							
AD55	TCONV	Conversion Time	_	12 TAD	—	_	—	
AD56 FCN	FCNV	Throughput Rate	—	—	1000	ksps	AVDD = 3.0V to 3.6V	
		(Sampling Speed) ⁽⁴⁾	—	—	400	ksps	AVDD = 2.5V to 3.6V	
AD57	TSAMP	Sample Time	2 Tad	—	—		—	
Timing	Paramete	rs						
AD60	TPCS	Conversion Start from Sample Trigger ⁽³⁾		1.0 Tad	—	—	Auto-Convert Trigger (SSRC<2:0> = 111) not selected	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 Tad	_	1.5 TAD	_	_	
AD62	Tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾	—	0.5 Tad	-	_	_	
AD63	Tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ⁽³⁾	—	—	2	μS	_	

TABLE 31-37: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

3: Characterized by design but not tested.

4: Refer to Table 31-36 for detailed conditions.




FIGURE 31-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)




FIGURE 31-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)

FIGURE 31-20: PARALLEL SLAVE PORT TIMING




TABLE 31-38: PARALLEL SLAVE PORT REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$					
Para m.No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
PS1	TdtV2wr H	Data In Valid before \overline{WR} or \overline{CS} Inactive (setup time)	20	_	_	ns	_	
PS2	TwrH2dt I	WR or CS Inactive to Data-In Invalid (hold time)	40	—	—	ns	_	
PS3	TrdL2dt V	RD and CS Active to Data-Out Valid	—	_	60	ns	_	
PS4	TrdH2dtl	\overline{RD} Active or \overline{CS} Inactive to Data-Out Invalid	0	—	10	ns	_	
PS5	Tcs	CS Active Time	Трв + 40	_	_	ns	_	
PS6	Twr	WR Active Time	Трв + 25		_	ns		
PS7	Trd	RD Active Time	Трв + 25	_		ns	—	

Note 1: These parameters are characterized, but not tested in manufacturing.




FIGURE 31-21: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 31-39: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв	_		—
PM2	TADSU	Address Out Valid to PMALL/ PMALH Invalid (address setup time)		2 Трв	_	_	_
PM3	Tadhold	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	—	_
PM4	Tahold	PMRD Inactive to Address Out Invalid (address hold time)	5	—	—	ns	_
PM5	Trd	PMRD Pulse Width	_	1 Трв			—
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15	—	—	ns	_
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	1 Трв	—	—	—	PMP Clock

Note 1: These parameters are characterized, but not tested in manufacturing.

^{© 2012-2019} Microchip Technology Inc.




FIGURE 31-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 31-40: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. Max. Units Conditions				
PM11	Twr	PMWR Pulse Width		1 Трв	_	—	_
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 Трв	_	—	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 Трв		—	—

Note 1: These parameters are characterized, but not tested in manufacturing.

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param. No. Symbol Characteristics ⁽¹⁾				Тур.	Max.	Units	Conditions
USB313	VUSB3V3	USB Voltage	3.0		3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation
USB315	VILUSB	Input Low Voltage for USB Buffer	—	_	0.8	V	—
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	—
USB318	VDIFS	Differential Input Sensitivity	—	_	0.2	V	The difference between D+ and D- must exceed this value while VCM is met
USB319	VCM	Differential Common Mode Range	0.8		2.5	V	_
USB320	Ζουτ	Driver Output Impedance	28.0	—	44.0	Ω	—
USB321	Vol	Voltage Output Low	0.0	—	0.3	V	1.425 kΩ load connected to VUSB3V3
USB322	Vон	Voltage Output High	2.8	—	3.6	V	14.25 kΩ load connected to ground

TABLE 31-41: OTG ELECTRICAL SPECIFICATIONS

Note 1: These parameters are characterized, but not tested in manufacturing.

© 2012-2019 Microchip Technology Inc.

	DC CHAI	RACTERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^{\circ}C \leq TA \leq +70^{\circ}C \mbox{ for Commercial} \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +105^{\circ}C \mbox{ for V-temp} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ. Max. Units				Conditions
CTMU CUR	RENT SOUR	CE					
CTMUI1	Ιουτ1	Base Range ⁽¹⁾	_	0.55		μA	CTMUICON<9:8> = 01
CTMUI2	Ιουτ2	10x Range ⁽¹⁾	_	5.5	_	μA	CTMUICON<9:8> = 10
CTMUI3	Ιουτ3	100x Range ⁽¹⁾	_	55		μA	CTMUICON<9:8> = 11
CTMUI4	Ιουτ4	1000x Range ⁽¹⁾	_	550	_	μA	CTMUICON<9:8> = 00
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)		0.598	_	V	TA = +25°C, CTMUICON<9:8> = 01
				0.658	_	V	TA = +25°C, CTMUICON<9:8> = 10
			_	0.721	_	V	TA = +25°C, CTMUICON<9:8> = 11
CTMUFV2	VFVR	Temperature Diode Rate of	_	-1.92		mV/ºC	CTMUICON<9:8> = 01
		Change ^(1,2)	_	-1.74		mV/ºC	CTMUICON<9:8> = 10
			_	-1.56	_	mV/⁰C	CTMUICON<9:8> = 11

TABLE 31-42: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing. Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC module configured for conversion speed of 500 ksps
- All PMD bits are cleared (PMDx = 0)
- Executing a while(1) statement
- Device operating from the FRC with no PLL

FIGURE 31-23: EJTAG TIMING CHARACTERISTICS





TABLE 31-43: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.3V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & 0^\circ C \leq TA \leq +70^\circ C \mbox{ for Commercia} \\ -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +105^\circ C \mbox{ for V-temp} \end{array}$				
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions	
EJ1	Ттсксүс	TCK Cycle Time	25		ns	—	
EJ2	Ттскнідн	TCK High Time	10	—	ns	—	
EJ3	TTCKLOW	TCK Low Time	10	—	ns	—	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	—	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	_	
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	_	5	ns	—	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	—	
EJ8	TTRSTLOW	TRST Low Time	25	—	ns		
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output		_	ns	_	


Note 1: These parameters are characterized, but not tested in manufacturing.

© 2012-2019 Microchip Technology Inc.


NOTES:




 \circledast 2012-2019 Microchip Technology Inc.




DS60001185H-page 332





© 2012-2019 Microchip Technology Inc.

DS60001185H-page 333




DS60001185H-page 334


© 2012-2019 Microchip Technology Inc.

33.0 PACKAGING INFORMATION

33.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)





100-Lead TQFP (14x14x1 mm)



Example
№ РІС³² PIC32MX330F 064L-I/PF € 0510017

100-Lead TQFP (12x12x1 mm)



Example



Legend	: XXX Y YY WW NNN	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

© 2012-2019 Microchip Technology Inc.


33.1 Package Marking Information (Continued)

64-Lead QFN (9x9x0.9 mm) with 5.40x5.40 Exposed Pad





64-Lead QFN (9x9x0.9 mm) with 4.7x4.7 Exposed Pad



Example
PIC32MX330F
064H-I/RG

e3 0510017

124-Lead VTLA (9x9x0.9 mm)







Legend	XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	YY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN	Alphanumeric traceability code				
	Pb-free JEDEC designator for Matte Tin (Sn)					
	* This package is Pb-free. The Pb-free JEDEC designator (e3)					
		can be found on the outer packaging for this package.				
Note:	: In the event the full Microchip part number cannot be marked on one line, it will					
		d over to the next line, thus limiting the number of available s for customer-specific information.				


DS60001185H-page 336

33.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
	MIN	NOM	MAX			
Number of Leads	N		64			
Lead Pitch	е		0.50 BSC			
Overall Height	А	-	-	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	ф	0°	3.5°	7°		
Overall Width	E		12.00 BSC			
Overall Length	D	12.00 BSC				
Molded Package Width	E1	10.00 BSC				
Molded Package Length	D1	10.00 BSC				
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

^{© 2012-2019} Microchip Technology Inc.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	ILLIMETER	S	
Dimension	Units Dimension Limits			MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

DS60001185H-page 338

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

^{© 2012-2019} Microchip Technology Inc.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		Ν	/ILLIMETER	<u>د</u>
		-		-
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

DS60001185H-page 342


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	5.30	5.40	5.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	5.30	5.40	5.50
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

DS60001185H-page 344

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 5.40x5.40mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			5.50
Optional Center Pad Length	T2			5.50
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2154A

© 2012-2019 Microchip Technology Inc.

64-Terminal Plastic Quad Flat Pack, No Lead (RG) 9x9x0.9 mm Body [QFN] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-260A Sheet 1 of 2

DS60001185H-page 346

64-Terminal Plastic Quad Flat Pack, No Lead (RG) 9x9x0.9 mm Body [QFN] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Standoff	A3	0.20 REF		
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	4.60	4.70	4.80
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	4.60	4.70	4.80
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K		1.755 REF	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-260A Sheet 2 of 2

© 2012-2019 Microchip Technology Inc.

64-Lead Very Thin Plastic Quad Flat, No Lead Package (RG) - 9x9x1.0 mm Body [QFN] 4.7x4.7 mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		Ν	MILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			4.80
Optional Center Pad Length	Y2			4.80
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.25
Contact Pad Length (X64)	Y1			0.85
Contact Pad to Center Pad (X64)	G1		1.625 REF	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2260A

DS60001185H-page 348

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-193A Sheet 1 of 2

^{© 2012-2019} Microchip Technology Inc.

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		124	
Pitch	еT		0.50 BSC	
Pitch (Inner to outer terminal ring)	eR		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Width	Е		9.00 BSC	
Exposed Pad Width	E2	6.40	6.55	6.70
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	6.40	6.55	6.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

DS60001185H-page 350

124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	1	MILLIMETER	S
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Pad Clearance	G1	0.20		
Pad Clearance	G2	0.20		
Pad Clearance	G3	0.20		
Pad Clearance	G4	0.20		
Contact to Center Pad Clearance (X4)	G5	0.30		
Optional Center Pad Width	T2			6.60
Optional Center Pad Length	W2			6.60
Optional Center Pad Chamfer (X4)	W3		0.10	
Contact Pad Spacing	C1		8.50	
Contact Pad Spacing	C2		8.50	
Contact Pad Width (X124)	X1			0.30
Contact Pad Length (X124)	X2			0.30

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

© 2012-2019 Microchip Technology Inc.

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (July 2012)

This is the initial released version of the document.

Revision B (April 2013)

Note: The status of this data sheet was updated to Preliminary; however, any electrical specifications listed for PIC32MX370/470 devices is to be considered Advance Information and is marked accordingly.

This revision includes the following updates, as shown in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512	SRAM was changed from 32 KB to 64 KB.
KB Flash and 128 KB SRAM) with Audio/Graphics/Touch (HMI), USB, and Advanced Analog"	Data Memory (KB) was changed from 32 to 64 for the following devices (see Table 1):
	• PIC32MX350F256H
	• PIC32MX350F256L
	• PIC32MX450F256H
	• PIC32MX450F256L
	The following devices were added:
	• PIC32MX370F512H
	• PIC32MX370F512L
	• PIC32MX470F512H
	• PIC32MX470F512L
4.0 "Memory Organization"	The Memory Map for Devices with 256 KB of Program Memory was updated (see Figure 4-3).
	The Memory Map for Devices with 512 KB of Program Memory was added (see Figure 4-4).
7.0 "Interrupt Controller"	Updated the Interrupt IRQ, Vector and Bit Locations (see Table 7-1).
20.0 "Parallel Master Port (PMP)"	Added the CS2 bit and updated the ADDR bits in the Parallel Port Address register (see Register 20-3).
27.0 "Special Features"	Updated the PWP bit in the Device Configuration Word 3 register (see Register 27-4).
30.0 "Electrical Characteristics"	Note 2 in the DC Characteristics: Operating Current (IDD) were updated (see Table 30-5).
	Note 1 in the DC Characteristics: Idle Current (IIDLE) were updated (see Table 30-6).
	Note 1 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 30-7).
	Updated Program Memory values for parameters D135 (Tww), D136 (Trw), and D137 (TPE and TCE) (see Table 30-12).
31.0 "DC and AC Device Characteristics Graphs"	New IDD, IIDLE, and IPD current graphs were added for PIC32MX330/430 devices and PIC32MX350/450 devices.

© 2012-2019 Microchip Technology Inc.

Revision C (October 2013)

This revision includes the following updates, as listed in Table A-2.

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with	The Operating Conditions and Core sections were updated in support of 100 MHz (-40°C to +85°C) devices.
Audio/Graphics/Touch (HMI), USB, and Advanced Analog"	Added Notes 2 and 3 regarding the conductive thermal pad to the 124-pin VTLA pin diagrams.
2.0 "Guidelines for Getting Started	Updated the recommended minimum connection (see Figure 2-1).
with 32-bit MCUs"	Added 2.10 "Sosc Design Recommendation".
20.0 "Parallel Master Port (PMP)"	Updated the Parallel Port Control register, PMCON (see Register 20-1).
	Updated the Parallel Port Mode register, PMMODE (see Register 20-2).
	Updated the Parallel Port Pin Enable register, PMAEN (see Register 20-4).
30.0 "Electrical Characteristics"	Removed Note 4 from the Absolute Maximum Ratings.
	The maximum frequency for parameter DC5 In Operating MIPS vs. Voltage was changed to 100 MHz (see Table 30-1).
	Parameter DC25a was added to DC Characteristics: Operating Current (IDD) (see Table 30-5).
	Parameter DC34c was added to DC Characteristics: Idle Current (IIDLE) (see Table 30-5).
	Added parameters for PIC32MX370/470 devices and removed Note 5 from DC Characteristics: Power-Down Current (IPD) (see Table 30-7).
	Updated the Minimum, Typical, and Maximum values and added a reference to Note 3 for parameter DI30 (ICNPU) in DC Characteristics: I/O Pin Input Specifications (see Table 30-8).
	The SYSCLK values for all required Flash Wait states were updated (see Table 30-13).
	Added parameter DO50A (Csosc) to the Capacitive Loading Requirements on Output Pins (see Table 30-16).
	Updated the maximum values for parameter OS10, and the Characteristics definition of parameter OS42 (GM) in the External Clock Timing Characteristics (see Table 30-17).
31.0 "DC and AC Device Characteristics Graphs"	Updated the IPD, IIDLE, and IDD graphs, and added new graphs for the PIC32MX370/470 devices (see Figure 31-5 through Figure 31-13).

Revision D (March 2015)

This revision includes the following updates, as listed in Table A-3.

TABLE A-3: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/Graphics/ Touch (HMI), USB, and Advanced Analog"	100 MHz and 120 MHz operation information was added. Pins 59 through 63 of the 64-pin QFN and TQFP pin diagrams were updated.
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Added 2.8.1 "Crystal Oscillator Design Consideration".
12.0 "I/O Ports"	The Block Diagram of a Typical Multiplexed Port Structure was updated (see Figure 12-1).
21.0 "Parallel Master Port (PMP)"	The PMADDR: Parallel Port Address Register was updated (see Register 21-3).
31.0 "Electrical Characteristics"	 Specifications for 120 MHz operation were added to the following tables: Table 31-1: "Operating MIPS vs. Voltage" Table 31-5: "DC Characteristics: Operating Current (IDD)" Table 31-6: "DC Characteristics: Idle Current (IIDLE)" Table 31-7: "DC Characteristics: Idle Current (IPD)" Table 31-13: "DC Characteristics: Program Flash Memory Wait State" Table 31-18: "External Clock Timing Requirements" The unit of measure for IIDLE Current parameters DC37a, DC37b, and DC37c were updated (see Table 31-6). Parameter D312 (TSET) was removed from the Comparator Specifications (see Table 31-14). Comparator Voltage Reference Specifications were added (see Table 31-15). Parameter USB321 (VOL) in the OTG Electrical Specifications was updated (see Table 31-41).
32.0 "Packaging Information"	The 64-lead QFN package marking information was updated. The 124-lead VTLA package land pattern information was added.
"Product Identification System"	The Speed category was removed. The Example was updated. The MR package was updated. The RG package was added.

^{© 2012-2019} Microchip Technology Inc.

Revision E (October 2015)

This revision includes the following updates, as listed in Table A-4.

TABLE A-4: MAJOR SECTION UPDATES

Section	Update Description
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Section 2.10 "Sosc Design Recommendations" was removed.
31.0 "Electrical Characteristics"	The Power-Down Current (IPD) DC Characteristics were updated (see Table 31-7).

Revision F (September 2016)

This revision includes the following updates, as listed in Table A-5.

TABLE A-5: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB	The PIC32MX450F128HB and PIC32MX470F512LB devices and Note 4 were added to the family features table (see Table 1).
SRAM) with Audio/	Note 2 in the 64-pin device pin table was updated (see Table 2).
Graphics/Touch (HMI), USB, and Advanced Analog"	Note 2 in the 64-pin device pin table was updated and Note 4 was removed (see Table 3).
	Note 2 and Note 3 in the 100-pin device pin table was updated (see Table 4).
	Note 3 in the 124-pin device pin table was updated (see Table 6).
	Note 2 in the 124-pin device pin table was updated (see Table 7).
	RPF3 was removed from USB devices (see Table 3, Table 5, and Table 7).
1.0 "Device Overview"	The Pinout I/O Descriptions for pins $\overline{\text{U5CTS}}$, $\overline{\text{U5RTS}}$, $\overline{\text{U5RX}}$, and $\overline{\text{U5TX}}$ in 64-pin QFN/TQFP packages were updated (see Table 1-1).
2.0 "Guidelines for Getting Started with 32-bit MCUs"	2.10 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" was added.
8.0 "Oscillator	The Clock Diagram was updated (see Figure 8-1).
Configuration"	The Center Frequency values in the TUN<5:0> bits (OSCTUN<5:0>) were updated (see Register 8-2).
12.0 "I/O Ports"	Note references in the Input Pin Selection table were updated (see Table 12-1).
	Note references in the Output Pin Selection table were updated (see Table 12-2).
	PORTF Register Maps were updated (see Table 12-11 and Table 12-3).
	Note 1 was added to the Peripheral Pin Select Input Register Map (see Table 12-17).
31.0 "Electrical	The conditions for parameter DI60b (IICH) were updated (see Table 31-8).
Characteristics"	Parameter DO50a (Csosc) was removed.
	The maximum value for parameter OS10 (Fosc) was updated (see Table 31-18).
	Parameter PM7 (TDHOLD) was updated (see Table 31-39).
	Note 1 was added to the DC Characteristics: Program Memory (see Table 31-12).
33.0 "Packaging Information"	The Land Pattern for 64-pin QFN packages was updated.
"Product Identification System"	The Software Targeting category was added.

DS60001185H-page 356

Revision G (October 2017)

This revision includes the following updates, as listed in Table A-6.

TABLE A-6: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/ Graphics/Touch (HMI), USB, and Advanced Analog"	The PIC32MX450F128HB and PIC32MX470F512LB devices and Note 4 were removed (see Table 1).
"Product Identification System"	The Software Targeting category was removed.

Revision H (September 2019)

This revision includes the following updates, as listed in Table A-7.

TABLE A-7: MAJOR SECTION UPDATES

Section	Update Description
"32-bit Microcontrollers (up to 512 KB Flash and 128 KB SRAM) with Audio/ Graphics/Touch (HMI), USB, and Advanced Analog"	 Updated the following Pinout tables with a new note for the designation of 5V tolerant pins: TABLE 2: "Pin Names for 64-pin Devices" TABLE 3: "Pin Names for 64-pin Devices" TABLE 4: "Pin Names for 100-pin Devices"
	TABLE 5: "Pin Names for 100-pin Devices"
2.0 "Guidelines for Getting Started with 32-bit MCUs"	Added section 2.12 "Considerations when Interfacing to Remotely Powered Circuits"
20.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated FIGURE 20-3: "Transmission (8-bit or 9-bit Data)"
31.0 "Electrical Characteristics"	Updated the DI31 row in Table 31-8: "DC Characteristics: I/O Pin Input Specifications"

NOTES:

INDEX

Α

AC Characteristics	297
10-Bit Conversion Rate Parameters	320
ADC Specifications	
Analog-to-Digital Conversion Requirements	
EJTAG Timing Requirements	329
Internal FRC Accuracy	
Internal RC Accuracy	
OTG Electrical Specifications	327
Parallel Master Port Read Requirements	
Parallel Master Port Write	326
Parallel Master Port Write Requirements	326
Parallel Slave Port Requirements	
PLL Clock Timing	
Analog-to-Digital Converter (ADC)	
Assembler	
MPASM Assembler	

В

Block Diagrams	
ADC Module	. 235
Comparator I/O Operating Modes	. 245
Comparator Voltage Reference	. 249
Connections for On-Chip Voltage Regulator	. 274
CPU	37
CTMU Configurations	
Time Measurement	. 253
DMA	95
I2C Circuit	. 200
Input Capture	. 183
Interrupt Controller	
JTAG Programming, Debugging and Trace Ports	. 274
Output Compare Module	. 187
PMP Pinout and Connections to External Devices	. 215
Prefetch Module	85
Reset System	61
RTCC	. 225
SPI Module	. 191
Timer1	
Timer2/3/4/5 (16-Bit)	. 173
Typical Multiplexed Port Structure	, 355
UART	. 207
WDT and Power-up Timer	. 179
Brown-out Reset (BOR)	
and On-Chip Voltage Regulator	. 274

С

C Compilers	
MPLAB C18	
Charge Time Measurement Unit. See CTMU.	
Clock Diagram	76
Comparator	
Specifications	295, 296
Comparator Module	
Comparator Voltage Reference (CVref	
Configuration Bit	
Configuring Analog Port Pins	
CPU	
Architecture Overview	
Coprocessor 0 Registers	
Core Exception Types	40
EJTAG Debug Support	40
Power Management	40
-	

CPU Module CTMU	,
Registers	255
Customer Change Notification Service	
Customer Notification Service	363
Customer Support	363
D	
DC and AC Characteristics	
Graphs and Tables	331
DC Characteristics	282
I/O Pin Input Specifications	289
I/O Pin Output Specifications	292
Idle Current (IIDLE)	285
Power-Down Current (IPD)	286
Program Memory	
Temperature and Voltage Specifications	283
Development Support	
Direct Memory Access (DMA) Controller	
Ε	
Electrical Characteristics	281
AC	
Errata	
External Clock	
Timer1 Timing Requirements	303
Timer2, 3, 4, 5 Timing Requirements	
Timing Requirements	
F	
Flash Program Memory	55
RTSP Operation	
H	00
High Voltage Detect (HVD)63, 27	4, 293
I	
I/O Ports	139
Parallel I/O (PIO)	140
Write/Read Timing	140
Input Change Notification	140
Instruction Set	275
Inter-Integrated Circuit (I2C	199
Internal Voltage Reference Specifications	296
Internet Address	
Interrupt Controller	
IRG, Vector and Bit Location	66
M	
Memory Maps	

Memory Maps	
Devices with 128 KB of Program Memory	. 43
Devices with 256 KB of Program Memory	. 44
Devices with 512 KB of Program Memory	. 45
Devices with 64 KB of Program Memory	. 42
Memory Organization	. 41
Layout	. 41
Microchip Internet Web Site	363
MPLAB ASM30 Assembler, Linker, Librarian	278
MPLAB Integrated Development Environment Software	277
MPLAB PM3 Device Programmer	279
MPLAB REAL ICE In-Circuit Emulator System	279
MPLINK Object Linker/MPLIB Object Librarian	278

© 2012-2019 Microchip Technology Inc.

0

0		
Oscillator Configuration		75
Output Compare		
Р		
Packaging		335
Details		
Marking		
Parallel Master Port (PMP)		
PIC32 Family USB Interface Diagram		
Pinout I/O Descriptions (table)		
Power-on Reset (POR)		10
and On-Chip Voltage Regulator		274
Power-Saving Features		
CPU Halted Methods		
Operation		
with CPU Running		
Prefetch Cache		85
R		
Real-Time Clock and Calendar (RTCC)		225
Register Map		
ADC		237
Bus Matrix		
Comparator		
Comparator Voltage Reference		250
CTMU		
Device and Revision ID Summary		
Device Configuration Word Summary		
DMA Channel 0-3		
DMA CRC		
DMA Global		
Flash Controller		
I2C1 and I2C2		
Interrupt		
Output Compare1-5		
Parallel Master Port		
Peripheral Pin Select Input		
Peripheral Pin Select Output		
PORTA		
PORTB		
PORTC	. 149,	150
PORTD		
PORTE		
PORTF 155, 156,		
PORTG		
Prefetch		

 RTCC
 226

 SPI1 and SPI2
 192

 System Control
 62, 77

 Timer1-5
 170, 175

 UART1-5
 208

 USB
 117

ALRMTIMEINV (ALRMTIME Invert)	
ALRMTIMESET (ALRMTIME Set)	. 234
BMXBOOTSZ (Boot Flash (IFM) Size	53
BMXCON (Bus Matrix Configuration)	
BMXDKPBA (Data RAM Kernel Program	40
	40
Base Address)	49
BMXDRMSZ (Data RAM Size Register)	52
BMXDUDBA (Data RAM User Data Base Address)	50
BMXDUPBA (Data RAM User Program	
	F 4
Base Address)	
BMXPFMSZ (Program Flash (PFM) Size)	53
BMXPUPBA (Program Flash (PFM) User Program	
Base Address)	52
CHEACC (Cache Access)	
CHECON (Cache Control)	87
CHEHIT (Cache Hit Statistics)	93
CHELRU (Cache LRU)	92
CHEMIS (Cache Miss Statistics)	93
CHEMSK (Cache TAG Mask)	
CHETAG (Cache TAG)	
CHEW0 (Cache Word 0)	
CHEW1 (Cache Word 1)	91
CHEW2 (Cache Word 2)	91
CHEW3 (Cache Word 3)	
CM1CON (Comparator 1 Control)	
CMSTAT (Comparator Control Register)	. 248
CNCONx (Change Notice Control for PORTx)	
CTMUCON (CTMU Control)	
CVRCON (Comparator Voltage Reference Control)	
DCHxCON (DMA Channel x Control)	
DCHxCPTR (DMA Channel x Cell Pointer)	. 112
DCHxCSIZ (DMA Channel x Cell-Size)	
DCUVDAT (DMA Channel y Dattern Date)	
DCHxDAT (DMA Channel x Pattern Data)	
DCHxDPTR (Channel x Destination Pointer)	
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination	. 111
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination	. 111
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address)	. 111 . 109
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size)	. 111 . 109 . 110
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control)	. 111 . 109 . 110 . 106
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control)	. 111 . 109 . 110 . 106 . 107
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control)	. 111 . 109 . 110 . 106 . 107
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) 	. 111 . 109 . 110 . 106 . 107 . 111
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address)	. 111 . 109 . 110 . 106 . 107 . 111 . 109
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSSIZ (DMA Channel x Source Size) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSIZ (DMA Channel x Source Size) DCHxSIZ (DMA Channel x Source Size) DCHxSIZ (DMA CRC Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSIZ (DMA Channel x Source Size) DCHxSIZ (DMA Channel x Source Size) DCHxSIZ (DMA CRC Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSIZ (DMA Channel x Source Size) DCHxSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA CRC Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCXOR (DMA CRCXOR Enable) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Start Address) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG2 (Device Configuration Word 2. 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267 . 269
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG2 (Device Configuration Word 2. 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267 . 269
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCXOR (DMA CRC Data) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267 . 269 . 271
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCXOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG2 (Device Configuration Word 1. DEVCFG3 (Device Configuration Word 3. DEVCID (Device and Revision ID) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCATA (DMA CRC Configuration Word 0 DEVCFG0 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273 . 101
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG2 (Device Configuration Word 1. DEVCFG3 (Device Configuration Word 3. DEVCID (Device and Revision ID) DMAADDR (DMA Address) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273 . 101 . 101
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCATA (DMA CRC Configuration Word 0 DEVCFG0 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273 . 101 . 101
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCATA (DMA CRC Control) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273 . 101 . 101 . 100
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 273 . 101 . 100 . 101 . 100 . 265 . 271 . 101 . 101 . 101 . 100 . 101 . 100 . 101 . 100 . 101 . 101 . 100 . 101 . 100 . 101 . 100 . 101 . 100 . 100
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Data) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CxCON (I2C Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 269 . 271 . 101 . 101 . 100 . 102 . 265 . 271 . 101 . 100 . 102 . 202
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCDATA (DMA CRC Data) DCRCCOR (DMA CRC XOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CxCON (I2C Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 100 . 102 . 104 . 265 . 267 . 271 . 273 . 101 . 100 . 101 . 100 . 102 . 271 . 104 . 273 . 101 . 104 . 273 . 101 . 102 . 202 . 204 . 202 . 202 . 202 . 202 . 204 . 202 . 202 . 202 . 204 . 202 . 204 . 202 . 204 . 202 . 202 . 204 . 204
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CxCON (I2C Control) I2CxCON (Input Capture x Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 100 . 102 . 104 . 265 . 267 . 271 . 273 . 273 . 101 . 100 . 101 . 202 . 204 . 184
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCDATA (DMA CRC Data) DCRCCOR (DMA CRC XOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CxCON (I2C Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 100 . 102 . 104 . 265 . 267 . 271 . 273 . 273 . 101 . 100 . 101 . 202 . 204 . 184
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRCXOR Enable) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1. DEVCFG2 (Device Configuration Word 2. DEVCFG3 (Device Configuration Word 3. DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status). I2CxCON (I2C Control) I2CxCON (Input Capture x Control) IFSx (Interrupt Flag Status) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 101 . 102 . 104 . 265 . 267 . 271 . 273 . 101 . 100 . 101 . 202 . 204 . 184
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0. DEVCFG1 (Device Configuration Word 1 DEVCFG3 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CXCON (I2C Status) ICXCON (Input Capture x Control) IFSx (Interrupt Flag Status) INTCON (Interrupt Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 271 . 101 . 202 . 271 . 100 . 101 . 202 . 204 . 184
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Configuration Word 0 DEVCFG0 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 1 DEVCFG3 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CXCON (I2C Control) ICXCON (Input Capture x Control) IFSx (Interrupt Flag Status) INTCON (Interrupt Status) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 265 . 267 . 271 . 273 . 101 . 100 . 104 . 265 . 277 . 271 . 104 . 205 . 271 . 104 . 104 . 205 . 271 . 104 . 104 . 205 . 271 . 104 . 104 . 205 . 271 . 101 . 102 . 207 . 104 . 104 . 205 . 271 . 101 . 102 . 271 . 101 . 102 . 271 . 102 . 271 . 100 . 102 . 271 . 100 . 102 . 271 . 101 . 102 . 271 . 102 . 271 . 102 . 271 . 100 . 102 . 271 . 102 . 274 . 107 . 202 . 274 . 107 . 202 . 274 . 107 . 202 . 274 . 107 . 274 . 274
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG3 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CXCON (I2C Control) ISXAT (I2C Status) INTCON (Interrupt Flag Status) INTCON (Interrupt Status) IPCx (Interrupt Priority Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 100 . 102 . 104 . 265 . 267 . 271 . 101 . 202 . 271 . 101 . 100 . 202 . 204 . 184
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) IZCXCON (I2C Control) IZCXCON (I2C Control) IFSX (Interrupt Flag Status) INTCON (Interrupt Status) IPCX (Interrupt Proximity Timer)	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267 . 267 . 271 . 273 . 101 . 101 . 101 . 102 . 204 . 104 . 104 . 205 . 271 . 207 . 201 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207
DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxECON (DMA Channel x Event Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG2 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) IZCXCON (I2C Control) IZCXCON (I2C Control) IFSX (Interrupt Flag Status) INTCON (Interrupt Status) IPCX (Interrupt Proximity Timer)	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 110 . 102 . 104 . 104 . 265 . 267 . 267 . 271 . 273 . 101 . 101 . 101 . 102 . 204 . 104 . 104 . 205 . 271 . 207 . 201 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207 . 101 . 102 . 207 . 207
 DCHxDPTR (Channel x Destination Pointer) DCHxDSA (DMA Channel x Destination Start Address) DCHxDSIZ (DMA Channel x Destination Size) DCHxECON (DMA Channel x Event Control) DCHxINT (DMA Channel x Interrupt Control) DCHxSPTR (DMA Channel x Source Pointer) DCHxSSA (DMA Channel x Source Pointer) DCHxSSIZ (DMA Channel x Source Size) DCRCCON (DMA Channel x Source Size) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCON (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DCRCCOR (DMA CRC Control) DEVCFG0 (Device Configuration Word 0 DEVCFG1 (Device Configuration Word 1 DEVCFG3 (Device Configuration Word 2 DEVCFG3 (Device Configuration Word 3 DEVID (Device and Revision ID) DMAADDR (DMA Address) DMAADDR (DMA Address) DMACON (DMA Controller Control) DMASTAT (DMA Status) I2CXCON (I2C Control) ISXAT (I2C Status) INTCON (Interrupt Flag Status) INTCON (Interrupt Status) IPCx (Interrupt Priority Control) 	. 111 . 109 . 110 . 106 . 107 . 111 . 109 . 100 . 102 . 104 . 265 . 267 . 267 . 271 . 273 . 101 . 100 . 202 . 271 . 100 . 104 . 265 . 271 . 104 . 265 . 271 . 273 . 101 . 102 . 271 . 104 . 205 . 271 . 104 . 205 . 271 . 104 . 205 . 271 . 104 . 205 . 271 . 104 . 207 . 271 . 100 . 207 . 207 . 101 . 102 . 271 . 100 . 207 . 204 . 101 . 202 . 204 . 104 . 107 . 207 . 204 . 107 . 207 . 207

ALRMTIMECLR (ALRMTIME Clear) 234

DS60001185H-page 360

Registers

NVMDATA (Flash Program Data)	
NVMKEY (Programming Unlock)	. 58
NVMSRCADDR (Source Data Address)	. 59
OCxCON (Output Compare x Control)	189
OSCCON (Oscillator Control)	
PFABT (Prefetch Cache Abort Statistics)	
PMADDR (Parallel Port Address)	
PMAEN (Parallel Port Pin Enable)	
PMCON (Parallel Port Control)	217
PMMODE (Parallel Port Mode)	
PMSTAT (Parallel Port Status (Slave Modes Only)	
REFOCON (Reference Oscillator Control)	. 82
REFOTRIM (Reference Oscillator Trim)	. 84
RPnR (Peripheral Pin Select Output)	167
RSWRST (Software Reset)	
RTCCON (RTC Control)	
RTCDATE (RTC Date Value)	
RTCTIME (RTC Time Value)	
SPIxCON (SPI Control)	
SPIxCON2 (SPI Control 2)	
SPIxSTAT (SPI Status)	
T1CON (Type A Timer Control)	171
TxCON (Type B Timer Control)	
U1ADDR (USB Address)	
U1BDTP1 (USB BDT Page 1)	
U1BDTP2 (USB BDT Page 2)	
U1BDTP3 (USB BDT Page 3)	
U1CNFG1 (USB Configuration 1)	137
U1CON (USB Control)	
U1EIE (USB Error Interrupt Enable)	129
U1EIR (USB Error Interrupt Status)	
U1EP0-U1EP15 (USB Endpoint Control)	
U1FRMH (USB Frame Number High)	
U1FRML (USB Frame Number Low)	
U1IE (USB Interrupt Enable)	
U1IR (USB Interrupt)	
U10TGCON (USB OTG Control)	
U1OTGIE (USB OTG Interrupt Enable)	
U10TGIR (USB OTG Interrupt Enable)	
U10TGSTAT (USB OTG Status)	
U1PWRC (USB Power Control)	
	124
U1SOF (USB SOF Threshold)	130
U1STAT (USB Status)	
U1TOK (USB Token)	134
WDTCON (Watchdog Timer Control)	
Resets	
Revision History	
RTCALRM (RTC ALARM Control)	229

S

Serial Peripheral Interface (SPI)	191
Software Simulator (MPLAB SIM)	279
Special Features	

Т

1	
Timer1 Module	. 169
Timer2/3, Timer4/5 Modules	
Timing Diagrams	
10-Bit Analog-to-Digital Conversion	
(ASAM = 0, SSRC<2:0> = 000)	322
10-Bit Analog-to-Digital Conversion (ASAM = 1,	
SSRC<2:0> = 111, SAMC<4:0> = 00001)	323
EJTAG	
External Clock	
I/O Characteristics	
I2Cx Bus Data (Master Mode)	
I2Cx Bus Data (Slave Mode)	
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	304
OCx/PWM	
Output Compare (OCx)	
Parallel Master Port Read	
Parallel Master Port Write	
Parallel Slave Port	
SPIx Master Mode (CKE = 0)	
SPIx Master Mode (CKE = 1)	. 307
SPIx Slave Mode (CKE = 0)	. 308
SPIx Slave Mode (CKE = 1)	
Timer1, 2, 3, 4, 5 External Clock	
UART Transmission (8-bit or 9-bit Data)	. 214
Timing Requirements	
CLKO and I/O	. 300
Timing Specifications	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture Requirements	
Output Compare Requirements	
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	. 308
U	
-	
UART	
USB On-The-Go (OTG)	. 115
V	
VCAP pin	. 274
Voltage Regulator (On-Chip)	. 274
W	
VV	

WWW Address	
WWW, On-Line Support	14

© 2012-2019 Microchip Technology Inc.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

© 2012-2019 Microchip Technology Inc.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Flash Memory Family Program Memory Size Pin Count Tape and Reel Flag (if Speed Temperature Range	
Flash Memory Fam	ily
Architecture	MX = 32-bit RISC MCU core
Product Groups	3XX = General purpose microcontroller family 4XX = General purpose with USB microcontroller family
Flash Memory Family	F = Flash program memory
Program Memory Size	064 = 6 4KB 128 = 128KB 256 = 256KB 512 = 512KB
Pin Count	H = 64-pin L = 100-pin
Speed	blank = up to 100 MHz 120 = up to 120 MHz
Temperature Range	blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial) V = -40°C to +105°C (V-Temp)
Package	MR = 64-Lead (9x9x0.9 mm) QFN with 5.40x5.40 Exposed Pad (Plastic Quad Flat) RG = 64-Lead (9x9x0.9 mm) QFN with 4.7x4.7 Exposed Pad (Plastic Quad Flat) PT = 64-Lead (10x10x1 mm) TQFP (Thin Quad Flatpack) PT = 100-Lead (12x12x1 mm) TQFP (Thin Quad Flatpack) PF = 100-Lead (14x14x1 mm) TQFP (Thin Quad Flatpack) TL = 124-Lead (9x9x0.9 mm) VTLA (Very Thin Leadless Array)
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample

© 2012-2019 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries. GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-4824-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

© 2019 Microchip Technology Inc.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

DS60001185H-page 366

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733 China - Beijing

Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing

Tel: 86-23-8980-9588 China - Dongguan

Tel: 86-769-8702-9880 China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526 China - Wuhan

Tel: 86-27-5980-5300 **China - Xian** Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 India - New Delhi

Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

> **Taiwan - Kaohsiung** Tel: 886-7-213-7830

> **Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

EUROPE

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Downloaded from Arrow.com.