## 8-Bit CMOS Microcontroller with LCD Driver

## Devices included in this data sheet:

- PIC16C923
- PIC16C924


## Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- 4K x 14 on-chip EPROM program memory
- $176 \times 8$ general purpose registers (SRAM)
- All single cycle instructions (500 ns) except for program branches which are two-cycle
- Operating speed: DC - 8 MHz clock input

$$
\text { DC - } 500 \text { ns instruction cycle }
$$

- Interrupt capability
- Eight level deep hardware stack
- Direct, indirect and relative addressing modes


## Peripheral Features:

- 25 I/O pins with individual direction control
- 25-27 input only pins
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- One pin that can be configured a capture input, PWM output, or compare output
- Capture is 16-bit, max. resolution 31.25 ns
- Compare is 16-bit, max. resolution 500 ns
- PWM max resolution is 10-bits. Maximum PWM frequency @ 8-bit resolution $=32 \mathrm{kHz}$, @ 10-bit resolution $=8 \mathrm{kHz}$
- Programmable LCD timing module
- Multiple LCD timing sources available
- Can drive LCD panel while in Sleep mode
- Static, 1/2, 1/3, 1/4 multiplex
- Static drive and $1 / 3$ bias capability
- 16 bytes of dedicated LCD RAM
- Up to 32 segments, up to 4 commons

| Common | Segment | Pixels |
| :---: | :---: | :---: |
| 1 | 32 | 32 |
| 2 | 31 | 62 |
| 3 | 30 | 90 |
| 4 | 29 | 116 |

Available in Die Form


- Synchronous Serial Port (SSP) with SPI ${ }^{m}$ and $1^{2} C^{m M}$
- 8-bit multi-channel Analog to Digital converter (PIC16C924 only)


## Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- Selectable oscillator options
- In-Circuit Serial Programming ${ }^{\text {TM }}$ (via two pins)


## CMOS Technology

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range: 2.5 V to 6.0 V
- Commercial and Industrial temperature ranges
- Low-power consumption:
- <2 mA @ 5.5V, 4 MHz
- $22.5 \mu \mathrm{~A}$ typical @ 4V, 32 kHz
- < $1 \mu \mathrm{~A}$ typical standby current @ 3.0V

ICSP is a trademark of Microchip Technology Inc. $\mathrm{I}^{2} \mathrm{C}$ is a trademark of Philips Corporation. SPI is a trademark of Motorola Corporation.

Pin Diagrams


Pin Diagrams (Cont.'d)


## PIC16C9XX

## Table of Contents

1.0 General Description ..... 5
2.0 PIC16C9XX Device Varieties ..... 7
3.0 Architectural Overview .....  9
4.0 Memory Organization ..... 17
5.0 Ports ..... 31
6.0 Overview of Timer Modules ..... 43
7.0 Timer0 Module ..... 45
8.0 Timer1 Module ..... 51
9.0 Timer2 Module ..... 55
10.0 Capture/Compare/PWM (CCP) Module ..... 57
11.0 Synchronous Serial Port (SSP) Module ..... 63
12.0 Analog-to-Digital Converter (A/D) Module ..... 79
13.0 LCD Module ..... 89
14.0 Special Features of the CPU ..... 103
15.0 Instruction Set Summary ..... 119
16.0 Development Support ..... 137
17.0 Electrical Characteristics ..... 141
18.0 DC and AC Characteristics Graphs and Tables ..... 161
19.0 Packaging Information ..... 171
Appendix A: ..... 175
Appendix B: Compatibility ..... 175
Appendix C: What's New. ..... 176
Appendix D: What's Changed ..... 176
Index ..... 177
List of Equations And Examples ..... 181
List of Figures ..... 181
List of Tables ..... 182
Reader Response ..... 186
PIC16C9XX Product Identification System ..... 187

## To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

### 1.0 GENERAL DESCRIPTION

The PIC16C9XX is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with an integrated LCD Driver module, in the PIC16CXXX mid-range family.

All PICmicro ${ }^{\text {TM }}$ microcontrollers employ an advanced RISC architecture. The PIC16CXXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8 -bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.
PIC16CXXX microcontrollers typically achieve a 2:1 code compression and a $4: 1$ speed improvement over other 8-bit microcontrollers in their class.
The PIC16C923 devices have 176 bytes of RAM and 25 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module, one serial port and one LCD module. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit ( $I^{2} \mathrm{C}$ ) bus. The LCD module features programmable multiplex mode (static, $1 / 2,1 / 3$ and $1 / 4$ ) and drive bias (static and $1 / 3$ ). It is capable of driving up to 32 segments and up to 4 commons. It can also drive the LCD panel while in SLEEP mode.

The PIC16C924 devices have 176 bytes of RAM and 25 I/O pins. In addition several peripheral features are available including: three timer/counters, one Capture/Compare/PWM module, one serial port and one LCD module. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit ( $I^{2} \mathrm{C}$ ) bus. The LCD module features programmable multiplex mode (static, $1 / 2,1 / 3$ and $1 / 4$ ) and drive bias (static and $1 / 3)$. It is capable of driving up to 32 segments and up to 4 commons. It can also drive the LCD panel while in SLEEP mode. The PIC16C924 also has an 5-channel high-speed 8 -bit A/D. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, and meters.

The PIC16C9XX family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving
mode. The user can wake up the chip from SLEEP through several external and internal interrupts and reset(s).
A highly reliable Watchdog Timer with its own on-chip RC oscillator provides recovery in the event of a software lock-up.
A UV erasable CERQUAD (compatible with PLCC) packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.
The PIC16C9XX family fits perfectly in applications ranging from handheld meters, thermostats, to home security products. The EPROM technology makes customization of application programs (LCD panels, calibration constants, sensor interfaces, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C9XX very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, capture and compare, PWM functions and coprocessor applications).

### 1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXXX family of devices (Appendix B).

### 1.2 Development Support

PIC16C9XX devices are supported by the complete line of Microchip Development tools.
Please refer to Section 16.0 for more details about Microchip's development tools.

TABLE 1-1: PIC16C9XX FAMILY OF DEVICES

|  |  | PIC16C923 | PIC16C924 |
| :---: | :---: | :---: | :---: |
| Clock | Maximum Frequency of Operation (MHz) | 8 | 8 |
|  | EPROM Program Memory | 4K | 4K |
| Memory | Data Memory (bytes) | 176 | 176 |
|  | Timer Module(s) | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
|  | Capture/Compare/PWM Module(s) | 1 | 1 |
| Peripherals | Serial Port(s) (SPI/I²C, USART) | $\mathrm{SPI} / \mathrm{l}^{2} \mathrm{C}$ | $\mathrm{SPI} / \mathrm{I}^{2} \mathrm{C}$ |
|  | Parallel Slave Port | - | - |
|  | A/D Converter (8-bit) Channels | - | 5 |
|  | LCD Module | $\begin{aligned} & 4 \text { Com, } \\ & 32 \text { Seg } \end{aligned}$ | $\begin{aligned} & 4 \text { Com, } \\ & 32 \text { Seg } \end{aligned}$ |
|  | Interrupt Sources | 8 | 9 |
|  | I/O Pins | 25 | 25 |
|  | Input Pins | 27 | 27 |
|  | Voltage Range (Volts) | 2.5-6.0 | 2.5-6.0 |
| Features | In-Circuit Serial Programming | Yes | Yes |
|  | Brown-out Reset | - | - |
|  | Packages | ```64-pin SDIP, TQFP; 68-pin PLCC, Die``` | $\begin{aligned} & \text { 64-pin SDIP, } \\ & \text { TQFP; } \\ & \text { 68-pin PLCC, } \\ & \text { Die } \end{aligned}$ |

All PICmicro Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C9XX Family devices use serial programming with clock pin RB6 and data pin RB7.

### 2.0 PIC16C9XX DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C9XX Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.
For the PIC16C9XX family, there are two device "types" as indicated in the device number:

1. C, as in PIC16C924. These devices have EPROM type memory and operate over the standard voltage range.
2. LC, as in PIC16LC924. These devices have EPROM type memory and operate over an extended voltage range.

### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.
The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART ${ }^{\circledR}$ Plus and PRO MATE ${ }^{\circledR}$ II programmers both support the PIC16C9XX. Third party programmers also are available; refer to the Microchip Third Party Guide for a list of sources.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.
The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

### 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

### 2.4 Serialized Quick-Turnaround Production (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.
Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

## PIC16C9XX

NOTES:

### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8 -bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle ( 500 ns @ 8 MHz ) except for program branches.
The PIC16C923 and PIC16C924 both address $4 \mathrm{~K} \times 14$ of program memory and $176 \times 8$ of data memory.
The PIC16CXXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXXX simple yet efficient, thus significantly reducing the learning curve.

PIC16CXXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8 -bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.
The W register is an 8-bit working register used for ALU operations. It is not an addressable register.
Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero $(Z)$ bits in the STATUS register. The $C$ and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 3-1: PIC16C923 BLOCK DIAGRAM


FIGURE 3-2: PIC16C924 BLOCK DIAGRAM


TABLE 3-1: PIC16C9XX PINOUT DESCRIPTION

| Pin Name | $\begin{aligned} & \text { DIP } \\ & \text { Pin\# } \end{aligned}$ | PLCC Pin\# | TQFP Pin\# | $\begin{array}{c\|} \hline \text { Pin } \\ \text { Type } \end{array}$ | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSC1/CLKIN | 22 | 24 | 14 | I | ST/CMOS | Oscillator crystal input or external clock source input. This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise. |
| OSC2/CLKOUT | 23 | 25 | 15 | 0 | - | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has $1 / 4$ the frequency of OSC1, and denotes the instruction cycle rate. |
| $\overline{\text { MCLR/VPP }}$ | 1 | 2 | 57 | I/P | ST | Master clear (reset) input or programming voltage input. This pin is an active low reset to the device. |
|  |  |  |  |  |  | PORTA is a bi-directional I/O port. The AN and Vref multiplexed functions are used by the PIC16C924 only. |
| RAO/ANO | 4 | 5 | 60 | 1/0 | TTL | RA0 can also be Analog input0. |
| RA1/AN1 | 5 | 6 | 61 | I/O | TTL | RA1 can also be Analog input1. |
| RA2/AN2 | 7 | 8 | 63 | 1/0 | TTL | RA2 can also be Analog input2. |
| RA3/AN3/VREF | 8 | 9 | 64 | 1/0 | TTL | RA3 can also be Analog input3 or A/D Voltage Reference. |
| RA4/T0CKI | 9 | 10 | 1 | I/O | ST | RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type. |
| RA5/AN4/SS | 10 | 11 | 2 | I/O | TTL | RA5 can be the slave select for the synchronous serial port or Analog input4. |
|  |  |  |  |  |  | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT | 12 | 13 | 4 | I/O | TTL/ST | RB0 can also be the external interrupt pin. This buffer is a Schmitt Trigger input when configured as an external interrupt. |
| RB1 | 11 | 12 | 3 | 1/0 | TTL |  |
| RB2 | 3 | 4 | 59 | 1/0 | TTL |  |
| RB3 | 2 | 3 | 58 | I/O | TTL |  |
| RB4 | 64 | 68 | 56 | 1/0 | TTL | Interrupt on change pin. |
| RB5 | 63 | 67 | 55 | I/O | TTL | Interrupt on change pin. |
| RB6 | 61 | 65 | 53 | I/O | TTL/ST | Interrupt on change pin. Serial programming clock. This buffer is a Schmitt Trigger input when used in serial programming mode. |
| RB7 | 62 | 66 | 54 | 1/O | TTL/ST | Interrupt on change pin. Serial programming data. This buffer is a Schmitt Trigger input when used in serial programming mode. |
| RC0/T1OSO/T1CKI | 24 | 26 | 16 | I/O | ST | PORTC is a bi-directional I/O port. <br> RCO can also be the Timer1 oscillator output or Timer1 clock input. |
| RC1/T1OSI | 25 | 27 | 17 | I/O | ST | RC1 can also be the Timer1 oscillator input. |
| RC2/CCP1 | 26 | 28 | 18 | I/O | ST | RC2 can also be the Capture1 input/Compare1 output/PWM1 output. |
| RC3/SCK/SCL | 13 | 14 | 5 | 1/0 | ST | RC3 can also be the synchronous serial clock input/output for both SPI and $\mathrm{I}^{2} \mathrm{C}$ modes. |
| RC4/SDI/SDA | 14 | 15 | 6 | 1/O | ST | RC4 can also be the SPI Data In (SPI mode) or data $1 / O$ ( ${ }^{2} \mathrm{C}$ mode). |
| RC5/SDO | 15 | 16 | 7 | 1/O | ST | RC5 can also be the SPI Data Out (SPI mode). |
| C1 | 16 | 17 | 8 | P |  | LCD Voltage Generation. |
| C2 | 17 | 18 | 9 | P |  | LCD Voltage Generation. |
| $\text { Legend: } \begin{aligned} \mathrm{I} & =\text { input } \mathrm{O}=\text { output } \\ & -=\text { Not used } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { P = pow } \\ & \text { TTL }=T \end{aligned}$ | input | L = LCD Driver ST = Schmitt Trigger input |

## TABLE 3-1: PIC16C9XX PINOUT DESCRIPTION (Cont.'d)

| Pin Name | $\begin{aligned} & \hline \text { DIP } \\ & \text { Pin\# } \end{aligned}$ | $\begin{gathered} \text { PLCC } \\ \text { Pin\# } \end{gathered}$ | $\begin{aligned} & \text { TQFP } \\ & \text { Pin\# } \end{aligned}$ | $\begin{array}{\|l\|l} \text { Pin } \\ \text { Type } \end{array}$ | Buffer <br> Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM0 | 59 | 63 | 51 | L |  | Common Driver0 |
| RD0/SEG00 RD1/SEG01 RD2/SEG02 RD3/SEG03 RD4/SEG04 RD5/SEG29/COM3 RD6/SEG30/COM2 RD7/SEG31/COM1 | $\begin{aligned} & 29 \\ & 30 \\ & 31 \\ & 32 \\ & 33 \\ & 56 \\ & 57 \\ & 58 \end{aligned}$ | $\begin{aligned} & 31 \\ & 32 \\ & 33 \\ & 34 \\ & 35 \\ & 60 \\ & 61 \\ & 62 \end{aligned}$ | $\begin{aligned} & 21 \\ & 22 \\ & 23 \\ & 24 \\ & 25 \\ & 48 \\ & 49 \\ & 50 \end{aligned}$ | I/O/L <br> I/O/L <br> I/O/L <br> I/O/L <br> I/O/L <br> I/L <br> I/L <br> I/L | $\begin{aligned} & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \end{aligned}$ | PORTD is a digital input/output port. These pins are also used as LCD Segment and/or Common Drivers. <br> Segment Driver00/Digital Input/Output. <br> Segment Driver01/Digital Input/Output. <br> Segment Driver02/Digital Input/Output. <br> Segment Driver03/Digital Input/Output. <br> Segment Driver04/Digital Input/Output. <br> Segment Driver29/Common Driver3/Digital Input. <br> Segment Driver30/Common Driver2/Digital Input. <br> Segment Driver31/Common Driver1/Digital Input. |
| RE0/SEG05 RE1/SEG06 RE2/SEG07 RE3/SEG08 $R E 4 / S E G 09$ $R E 5 / S E G 10$ $R E 6 / S E G 11$ $R E 7 / S E G 27$ | $\begin{aligned} & 34 \\ & 35 \\ & 36 \\ & 37 \\ & 38 \\ & 39 \\ & 40 \end{aligned}$ | $\begin{aligned} & 37 \\ & 38 \\ & 39 \\ & 40 \\ & 41 \\ & 42 \\ & 43 \\ & 36 \\ & \hline \end{aligned}$ | $\begin{aligned} & 26 \\ & 27 \\ & 28 \\ & 29 \\ & 30 \\ & 31 \\ & 32 \end{aligned}$ | $\begin{aligned} & 1 / L \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \\ & \mathrm{I} / \mathrm{L} \end{aligned}$ | ST <br> ST <br> ST <br> ST <br> ST <br> ST <br> ST <br> ST | PORTE is a digital input or LCD Segment Driver port. <br> Segment Driver05. <br> Segment Driver06. <br> Segment Driver07. <br> Segment Driver08. <br> Segment Driver09. <br> Segment Driver10. <br> Segment Driver11. <br> Segment Driver27 (Not available on 64-pin devices). |
| RF0/SEG12 RF1/SEG13 RF2/SEG14 RF3/SEG15 RF4/SEG16 RF5/SEG17 RF6/SEG18 RF7/SEG19 | $\begin{aligned} & 41 \\ & 42 \\ & 43 \\ & 44 \\ & 45 \\ & 46 \\ & 47 \\ & 48 \end{aligned}$ | $\begin{aligned} & 44 \\ & 45 \\ & 46 \\ & 47 \\ & 48 \\ & 49 \\ & 50 \\ & 51 \end{aligned}$ | $\begin{aligned} & 33 \\ & 34 \\ & 35 \\ & 36 \\ & 37 \\ & 38 \\ & 39 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \end{aligned}$ | PORTF is a digital input or LCD Segment Driver port. <br> Segment Driver12. <br> Segment Driver13. <br> Segment Driver14. <br> Segment Driver15. <br> Segment Driver16. <br> Segment Driver17. <br> Segment Driver18. <br> Segment Driver19. |
| RG0/SEG20 RG1/SEG21 RG2/SEG22 RG3/SEG23 RG4/SEG24 RG5/SEG25 RG6/SEG26 RG7/SEG28 | $\begin{aligned} & 49 \\ & 50 \\ & 51 \\ & 52 \\ & 53 \\ & 54 \\ & 55 \end{aligned}$ | $\begin{aligned} & 53 \\ & 54 \\ & 55 \\ & 56 \\ & 57 \\ & 58 \\ & 59 \\ & 52 \end{aligned}$ | $\begin{aligned} & 41 \\ & 42 \\ & 43 \\ & 44 \\ & 45 \\ & 46 \\ & 47 \end{aligned}$ | $\begin{aligned} & 1 / L \\ & 1 / L \\ & 1 / L \\ & 1 / L \\ & 1 / L \\ & 1 / L \\ & 1 / L \\ & 1 / L \end{aligned}$ | $\begin{aligned} & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \\ & \text { ST } \end{aligned}$ | PORTG is a digital input or LCD Segment Driver port. <br> Segment Driver20. <br> Segment Driver21. <br> Segment Driver22. <br> Segment Driver23. <br> Segment Driver24. <br> Segment Driver25. <br> Segment Driver26. <br> Segment Driver28 (Not available on 64-pin devices). |
| VLCDADJ | 28 | 30 | 20 | P |  | LCD Voltage Generation. |
| Avdd | - | 21 | - | P |  | Analog Power (PIC16C924 only). |
| VDD | - | 21 | - | P |  | Power (PIC16C923 only). |
| VLCD1 | 27 | 29 | 19 | P |  | LCD Voltage. |
| VLCD2 | 18 | 19 | 10 | P | - | LCD Voltage. |
| $\text { Legend: } \begin{aligned} \mathrm{I} & =\text { input } \quad \mathrm{O}=\mathrm{output} \\ & -=\text { Not used } \end{aligned}$ |  |  |  | $\begin{aligned} & \begin{array}{l} P=\mathrm{pow} \\ T T L=T \end{array} \end{aligned}$ |  | $\begin{aligned} & \mathrm{L}=\mathrm{LCD} \text { Driver } \\ & \mathrm{ST}=\text { Schmitt Trigger input } \end{aligned}$ |

## TABLE 3-1: PIC16C9XX PINOUT DESCRIPTION (Cont.'d)

| Pin Name | DIP <br> Pin\# | PLCC <br> Pin\# | TQFP <br> Pin\# | Pin <br> Type | Buffer <br> Type | Description |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| VLCD3 | 19 | 20 | 11 | P | - | LCD Voltage. |
| VDD | 20,60 | 22,64 | 12,52 | P | - | Digital power. |
| VSS | 6,21 | 7,23 | 13,62 | P | - | Ground reference. |
| NC | - | 1 | - | - | - | These pins are not internally connected. These pins should <br> be left unconnected. |

### 3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3.

### 3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).
A fetch cycle begins with the program counter (PC) incrementing in Q1.
In the execution cycle, the fetched instruction is latched into the "Instruction Register" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-3: CLOCK/INSTRUCTION CYCLE


EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW


All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

## PIC16C9XX

NOTES:

### 4.0 MEMORY ORGANIZATION

### 4.1 Program Memory Organization

The PIC16C9XX family has a 13-bit program counter capable of addressing an $8 \mathrm{~K} \times 14$ program memory space.
Only the first $4 \mathrm{~K} \times 14$ (0000h-0FFFh) is physically implemented. Accessing a location above the physically implemented addresses will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004 h .

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK


### 4.2 Data Memory Organization

The data memory is partitioned into four Banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.
RP1:RP0 (STATUS<6:5>)
11 = Bank 3 (180h-1FFh)
10 = Bank 2 (100h-17Fh)
01 = Bank 1 (80h-FFh)
00 = Bank 0 (00h-7Fh)
The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. All four banks contain special function registers. Some "high use" special function registers are mirrored in other banks for code reduction and quicker access.

### 4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

The following General Purpose Registers are not physically implemented:

- FOh-FFh of Bank 1
- 170h-17Fh of Bank 2
- 1F0h-1FFh of Bank 3

These locations are used for common access across banks.

FIGURE 4-2: REGISTER FILE MAP


### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 0 |  |  |  |  |  |  |  |  |  |  |  |
| 00h | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 01h | TMR0 | Timer0 module's register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 02h | PCL | Program Counter's (PC) Least Significant Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 03h | STATUS | IRP | RP1 | RP0 | TO | $\overline{\mathrm{PD}}$ | Z | DC | C | 0001 1xxx | 000q quuu |
| 04h | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 05h | PORTA | - | - | PORTA Data Latch when written: PORTA pins when read |  |  |  |  |  | (4) | (4) |
| 06h | PORTB | PORTB Data Latch when written: PORTB pins when read |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 07h | PORTC | - | - | PORTC Data Latch when written: PORTC pins when read |  |  |  |  |  | --xx xxxx | --uu uuuu |
| 08h | PORTD | PORTD Data Latch when written: PORTD pins when read |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 09h | PORTE | PORTE pins when read |  |  |  |  |  |  |  | 00000000 | 00000000 |
| OAh | PCLATH | - | - | - | Write Buffer for the upper 5 bits of the Program Counter |  |  |  |  | ---0 0000 | ---0 0000 |
| OBh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| OCh | PIR1 | LCDIF | ADIF ${ }^{(2)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | 00-- 0000 | 00-- 0000 |
| ODh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| OEh | TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uauu |
| OFh | TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uauu uuuu |
| 10h | T1CON | - | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | --00 0000 | --uu uuuu |
| 11h | TMR2 | Timer2 module's register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 12h | T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| 13h | SSPBUF | Synchronous Serial Port Receive Buffer/Transmit Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 14h | SSPCON | WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 | 00000000 | 00000000 |
| 15h | CCPR1L | Capture/Compare/PWM Register (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uauu uaur |
| 16h | CCPR1H | Capture/Compare/PWM Register (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 17h | CCP1CON | - | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |
| 18h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 1Ah | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 1Bh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 1Ch | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 1Dh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| $1 \mathrm{Eh}^{(1)}$ | ADRES | A/D Result Register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| $1 \mathrm{Fh}^{(1)}$ | ADCON0 | ADCS1 | ADCS0 | CHS2 | CHS1 | CHSO | GO/DONE | (5) | ADON | 00000000 | 00000000 |

Legend: $x=$ unknown, $u=$ unchanged, $q=$ value depends on condition, $-=$ unimplemented read as ' 0 ', shaded locations are unimplemented, read as ' 0 '.
Note 1: Registers ADRES, ADCONO, and ADCON1 are not implemented in the PIC16C923, read as '0'.
2: These bits are reserved on the PIC16C923, always maintain these bits clear.
3: These pixels do not display, but can be used as general purpose RAM.
4: PIC16C923 reset values for PORTA: --xx xxxx for a POR, and --uu uuuu for all other resets, PIC16C924 reset values for PORTA: $--0 \times 0000$ when read.
5: Bit1 of ADCON0 is reserved on the PIC16C924, always maintain this bit clear.

## PIC16C9XX

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 1 |  |  |  |  |  |  |  |  |  |  |  |
| 80h | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 11111111 | 11111111 |
| 82h | PCL | Program Counter's (PC) Least Significant Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 83h | STATUS | IRP | RP1 | RP0 | TO | $\overline{\text { PD }}$ | Z | DC | C | 0001 1xxx | 000q quuu |
| 84h | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | - | - | PORTA Data Direction Register |  |  |  |  |  | --11 1111 | --11 1111 |
| 86h | TRISB | PORTB Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 87h | TRISC | - | - | PORTC Data Direction Register |  |  |  |  |  | --11 1111 | --11 1111 |
| 88h | TRISD | PORTD Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 89h | TRISE | PORTE Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 8Ah | PCLATH | - | - | - | Write Buffer for the upper 5 bits of the PC |  |  |  |  | ---0 0000 | ---0 0000 |
| 8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | LCDIE | ADIE ${ }^{(2)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000 | 00-- 0000 |
| 8Dh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 8Eh | PCON | - | - | - | - | - | - | POR | - | ---- --0- | ---- --u- |
| 8Fh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 90h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 91h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 92h | PR2 | Timer2 Period Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 93h | SSPADD | Synchronous Serial Port (12C mode) Address Register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 94h | SSPSTAT | SMP | CKE | D/A | P | S | R/W | UA | BF | 00000000 | 00000000 |
| 95h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 96h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 97h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 98h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 99h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 9Ah | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 9Bh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 9Ch | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 9Dh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 9Eh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| $9 \mathrm{Fh}^{(1)}$ | ADCON1 | - | - | - | - | - | PCFG2 | PCFG1 | PCFG0 | -----000 | ---- -000 |

Legend: $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $\mathrm{q}=$ value depends on condition, $-=$ unimplemented read as ' 0 ', shaded locations are unimplemented, read as ' 0 '.
Note 1: Registers ADRES, ADCON0, and ADCON1 are not implemented in the PIC16C923, read as '0'.
2: These bits are reserved on the PIC16C923, always maintain these bits clear
3: These pixels do not display, but can be used as general purpose RAM.
4: PIC16C923 reset values for PORTA: --xx xxxx for a POR, and --uu uuuu for all other resets PIC16C924 reset values for PORTA: --0x 0000 when read.
5: Bit1 of ADCON0 is reserved on the PIC16C924, always maintain this bit clear.

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY (Cont.d)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 2 |  |  |  |  |  |  |  |  |  |  |  |
| 100h | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 101h | TMR0 | Timer0 module's register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uauu |
| 102h | PCL | Program Counter's (PC) Least Significant Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 103h | STATUS | IRP | RP1 | RP0 | TO | $\overline{\mathrm{PD}}$ | Z | DC | C | 0001 1xxx | 000q quuu |
| 104h | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 105h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 106h | PORTB | PORTB Data Latch when written: PORTB pins when read |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 107h | PORTF | PORTF pins when read |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 108h | PORTG | PORTG pins when read |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 109h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 10Ah | PCLATH | - | - | - | Write Buffer for the upper 5 bits of the PC |  |  |  |  | ---0 0000 | ---0 0000 |
| 10Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 10Ch | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 10Dh | LCDSE | SE29 | SE27 | SE20 | SE16 | SE12 | SE9 | SE5 | SE0 | 11111111 | 11111111 |
| 10Eh | LCDPS | - | - | - | - | LP3 | LP2 | LP1 | LP0 | ---- 0000 | ---- 0000 |
| 10Fh | LCDCON | LCDEN | SLPEN | - | VGEN | CS1 | CSO | LMUX1 | LMUX0 | 00-0 0000 | 00-0 0000 |
| 110h | LCDD00 | $\begin{aligned} & \text { SEG07 } \\ & \text { COMO } \end{aligned}$ | $\begin{aligned} & \text { SEG06 } \\ & \text { COMO } \end{aligned}$ | $\begin{aligned} & \text { SEG05 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG04 } \\ & \text { COMO } \end{aligned}$ | $\begin{aligned} & \text { SEG03 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG02 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG01 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG00 } \\ & \text { COMO } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 111h | LCDD01 | $\begin{aligned} & \text { SEG15 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG14 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG13 } \\ & \text { COM0 } \end{aligned}$ | SEG12 | $\begin{aligned} & \text { SEG11 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG10 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG09 } \\ & \text { COMO } \end{aligned}$ | $\begin{aligned} & \text { SEG08 } \\ & \text { COM0 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 112h | LCDD02 | $\begin{aligned} & \text { SEG23 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG22 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG21 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG20 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG19 } \\ & \text { COM0 } \end{aligned}$ | SEG18 COMO | $\begin{aligned} & \text { SEG17 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG16 } \\ & \text { COM0 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 113h | LCDD03 | $\begin{aligned} & \text { SEG31 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG30 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG29 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG28 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG27 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG26 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG25 } \\ & \text { COM0 } \end{aligned}$ | $\begin{aligned} & \text { SEG24 } \\ & \text { COM0 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 114h | LCDD04 | $\begin{aligned} & \text { SEG07 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG06 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG05 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG04 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG03 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG02 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG01 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG00 } \\ & \text { COM1 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 115h | LCDD05 | SEG15 COM1 | $\begin{aligned} & \text { SEG14 } \\ & \text { COM1 } \end{aligned}$ | SEG13 COM1 | SEG12 COM1 | $\begin{aligned} & \text { SEG11 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG10 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG09 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG08 } \\ & \text { COM1 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 116h | LCDD06 | $\begin{aligned} & \text { SEG23 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG22 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG21 } \\ & \text { COM1 } \\ & \hline \end{aligned}$ | SEG20 COM1 | $\begin{aligned} & \text { SEG19 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG18 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG17 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG16 } \\ & \text { COM1 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 117h | LCDD07 | $\begin{aligned} & \text { SEG31 } \\ & \text { COM1 }^{(3)} \end{aligned}$ | $\begin{aligned} & \text { SEG30 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG29 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG28 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG27 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG26 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \text { SEG25 } \\ & \text { COM1 } \end{aligned}$ | $\begin{aligned} & \hline \text { SEG24 } \\ & \text { COM1 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 118h | LCDD08 | $\begin{aligned} & \text { SEG07 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG06 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG05 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG04 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG03 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG02 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG01 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG00 } \\ & \text { COM2 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 119h | LCDD09 | SEG15 COM2 | $\begin{aligned} & \text { SEG14 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG13 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG12 } \\ & \text { COM2 } \end{aligned}$ | SEG11 COM2 | $\begin{aligned} & \text { SEG10 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG09 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG08 } \\ & \text { COM2 } \end{aligned}$ | xxxx xxxx | uuuu uauu |
| 11Ah | LCDD10 | $\begin{aligned} & \text { SEG23 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG22 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG21 } \\ & \text { COM2 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SEG20 } \\ & \text { COM2 } \end{aligned}$ | SEG19 COM2 | SEG18 COM2 | SEG17 COM2 | SEG16 COM2 | xxxx xxxx | uauu uauu |
| 11Bh | LCDD11 | $\begin{aligned} & \text { SEG31 } \\ & \text { COM }^{(3)} \end{aligned}$ | $\begin{aligned} & \text { SEG30 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG29 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG28 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG27 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG26 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG25 } \\ & \text { COM2 } \end{aligned}$ | $\begin{aligned} & \text { SEG24 } \\ & \text { COM2 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 11Ch | LCDD12 | $\begin{aligned} & \text { SEG07 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG06 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG05 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG04 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG03 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG02 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG01 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG00 } \\ & \text { COM3 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 11Dh | LCDD13 | $\begin{aligned} & \text { SEG15 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG14 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG13 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG12 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \hline \text { SEG11 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG10 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG09 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG08 } \\ & \text { COM3 } \end{aligned}$ | xxxx xxxx | uuuu uauu |
| 11Eh | LCDD14 | $\begin{aligned} & \text { SEG23 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG22 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG21 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG20 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG19 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG18 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG17 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG16 } \\ & \text { COM3 } \end{aligned}$ | xxxx xxxx | uauu uauu |
| 11Fh | LCDD15 | $\begin{aligned} & \text { SEG31 } \\ & \text { COM3 }^{(3)} \end{aligned}$ | $\begin{aligned} & \text { SEG30 } \\ & \text { COM3 }^{(3)} \end{aligned}$ | $\begin{aligned} & \text { SEG29 } \\ & \text { COM3 }^{(3)} \end{aligned}$ | $\begin{aligned} & \hline \text { SEG28 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \hline \text { SEG27 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \hline \text { SEG26 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \text { SEG25 } \\ & \text { COM3 } \end{aligned}$ | $\begin{aligned} & \hline \text { SEG24 } \\ & \text { COM3 } \end{aligned}$ | xxxx xxxx | uuuu uauu |

Legend: $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $\mathrm{q}=$ value depends on condition, $-=$ unimplemented read as ' 0 ', shaded locations are unimplemented, read as ' 0 '.
Note 1: Registers ADRES, ADCONO, and ADCON1 are not implemented in the PIC16C923, read as '0'.
2. These bits are reserved on the PIC16C923, always maintain these bits clear.

3: These pixels do not display, but can be used as general purpose RAM.
4: PIC16C923 reset values for PORTA: --xx xxxx for a POR, and --uu uuuu for all other resets, PIC16C924 reset values for PORTA: --0x 0000 when read.
5: Bit1 of ADCON0 is reserved on the PIC16C924, always maintain this bit clear.

## PIC16C9XX

TABLE 4-1: SPECIAL FUNCTION REGISTER SUMMARY (Cont.d)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bank 3 |  |  |  |  |  |  |  |  |  |  |  |
| 180h | INDF | Addressing this location uses contents of FSR to address data memory (not a physical register) |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 181h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 11111111 | 11111111 |
| 182h | PCL | Program Counter's (PC) Least Significant Byte |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 183h | STATUS | IRP | RP1 | RP0 | TO | $\overline{\mathrm{PD}}$ | Z | DC | C | 0001 1xxx | 000q quuu |
| 184h | FSR | Indirect data memory address pointer |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 185h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 186h | TRISB | PORTB Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 187h | TRISF | PORTF Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 188h | TRISG | PORTG Data Direction Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 189h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 18Ah | PCLATH | - | - | - | Write Buffer for the upper 5 bits of the PC |  |  |  |  | ---0 0000 | ---0 0000 |
| 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 18Ch | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 18Dh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 18Eh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 18Fh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 190h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 191h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 192h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 193h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 194h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 195h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 196h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 197h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 198h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 199h | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Ah | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Bh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Ch | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Dh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Eh | - | Unimplemented |  |  |  |  |  |  |  | - | - |
| 19Fh | - | Unimplemented |  |  |  |  |  |  |  | - | - |

Legend: $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $\mathrm{q}=$ value depends on condition, $-=$ unimplemented read as ' 0 ', shaded locations are unimplemented, read as ' 0 '.
Note 1: Registers ADRES, ADCON0, and ADCON1 are not implemented in the PIC16C923, read as '0'.
2: These bits are reserved on the PIC16C923, always maintain these bits clear.
3: These pixels do not display, but can be used as general purpose RAM.
4: PIC16C923 reset values for PORTA: --xx xxxx for a POR, and --uu uuuu for all other resets, PIC16C924 reset values for PORTA: --0x 0000 when read.
5: Bit1 of ADCON0 is reserved on the PIC16C924, always maintain this bit clear.

### 4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.
The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the $Z$, $D C$ or $C$ bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.
For example, CLRF STATUS will clear the upper-three bits and set the $Z$ bit. This leaves the STATUS register as 000 u uluu (where $\mathrm{u}=$ unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 4-3: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRP | RP1 | RP0 | TO | $\overline{\mathrm{PD}}$ | Z | DC | C | $\begin{aligned} & \mathrm{R}=\text { Readable bit } \\ & \mathrm{W}=\text { Writable bit } \\ & \mathrm{U}=\text { Unimplemented bit, } \\ & \text { read as ' } 0 \text { ' } \\ & -\mathrm{n}=\text { Value at POR reset } \\ & \hline \end{aligned}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |
| bit 7: | IRP: Register Bank Select bit (used for indirect addressing)$\begin{aligned} & 1=\text { Bank } 2,3(100 \mathrm{~h}-1 \text { FFh }) \\ & 0=\text { Bank 0, } 1 \text { (00h }- \text { FFh }) \end{aligned}$ |  |  |  |  |  |  |  |
| bit 6-5: | RP1:RP0: Register Bank Select bits (used for direct addressing)$\begin{aligned} & 11=\text { Bank } 3(180 h-1 \text { FFh }) \\ & 10=\text { Bank } 2(100 \mathrm{~h}-17 \mathrm{Fh}) \\ & 01=\text { Bank } 1(80 \mathrm{~h}-\mathrm{FFh}) \\ & 00=\text { Bank } 0(00 \mathrm{~h}-7 \mathrm{Fh}) \end{aligned}$ |  |  |  |  |  |  |  |
| bit 4: | $\overline{T O}$ : Time-out bit <br> 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred |  |  |  |  |  |  |  |
| bit 3: | $\overline{\text { PD: Power-down bit }}$ <br> 1 = After power-up or by the CLRWDT instruction <br> $0=$ By execution of the SLEEP instruction |  |  |  |  |  |  |  |
| bit 2 : | Z: Zero bit <br> 1 = The result of an arithmetic or logic operation is zero <br> $0=$ The result of an arithmetic or logic operation is not zero |  |  |  |  |  |  |  |
| bit 1: | DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred $0=$ No carry-out from the 4th low order bit of the result |  |  |  |  |  |  |  |
| bit 0 : | C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) <br> $1=$ A carry-out from the most significant bit of the result occurred <br> $0=$ No carry-out from the most significant bit of the result occurred <br> Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register. |  |  |  |  |  |  |  |

## PIC16C9XX

### 4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMRO/WDT prescaler, the external RB0/INT pin inter-

Note: To achieve a 1:1 prescaler assignment for the TMRO register, assign the prescaler to the Watchdog Timer. rupt, TMR0, and the weak pull-ups on PORTB.

FIGURE 4-4: OPTION REGISTER (ADDRESS 81h, 181h)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | $\begin{array}{ll} \mathrm{R} & =\text { Readable bit } \\ \mathrm{W} & =\text { Writable bit } \\ \mathrm{U} & =\text { Unimplemented bit, } \\ \quad & \text { read as '0' } \\ -\mathrm{n}= & \text { Value at POR reset } \end{array}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |
| bit 7: | RBPU: P $\begin{aligned} & 1=\mathrm{PORT} \\ & 0=\mathrm{PORT} \end{aligned}$ | RTB P pull-u pull-u | up Enab are dis are ena | bit <br> d <br> d by in | dual po | tch valu |  |  |
| bit 6: | INTEDG: <br> 1 = Interr <br> 0 = Interr | terrup on ris on fa | ge Se <br> edge <br> edge | bit <br> RB0/IN <br> RBO/IN |  |  |  |  |
| bit 5: | TOCS: TMRO Clock Source Select bit$\begin{aligned} & 1=\text { Transition on RA4/TOCKI pin } \\ & 0=\text { Internal instruction cycle clock (CLKOUT) } \end{aligned}$ |  |  |  |  |  |  |  |
| bit 4: | TOSE:TMRO Source Edge Select bit <br> 1 = Increment on high-to-low transition on RA4/T0CKI pin <br> $0=$ Increment on low-to-high transition on RA4/T0CKI pin |  |  |  |  |  |  |  |
| bit 3: | PSA: Pre $1=$ Presc $0=$ Presca | aler A | nment | WDT TimerO | odule |  |  |  |
| bit 2-0: PS2:PS0: Prescaler Rate Select bits |  |  |  |  |  |  |  |  |
|  | Bit Value | TMR0 Rate W |  | WDT Rate |  |  |  |  |
|  | 000 | $1:$ |  |  |  |  |  |  |
|  | 001 | 1: |  |  |  |  |  |  |
|  | 010 | $1:$ |  |  |  |  |  |  |
|  | 011 | 1: |  |  |  |  |  |  |
|  | 100 | $1:$ |  |  |  |  |  |  |
|  | 101 | 1: |  |  |  |  |  |  |
|  | 110 |  |  |  |  |  |  |  |
|  | 111 |  |  |  |  |  |  |  |

### 4.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMRO register overflow, RB Port change and external RBO/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-5: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF |


| R | $=$ Readable bit |
| ---: | :--- |
| W | $=$ Writable bit |
| U | $=$ Unimplemented bit, |
| $\quad$ read as ' 0 ' |  |
| -n | $=$ Value at POR reset |

bit 7: GIE: Global Interrupt Enable bit
1 = Enables all un-masked interrupts
0 = Disables all interrupts
bit 6: PEIE: Peripheral Interrupt Enable bit
1 = Enables all un-masked peripheral interrupts
$0=$ Disables all peripheral interrupts
bit 5: TOIE: TMRO Overflow Interrupt Enable bit
1 = Enables the TMR0 interrupt
0 = Disables the TMR0 interrupt
bit 4: INTE: RBO/INT External Interrupt Enable bit 1 = Enables the RBO/INT external interrupt
$0=$ Disables the RBO/INT external interrupt
bit 3: RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt
$0=$ Disables the RB port change interrupt
bit 2: TOIF: TMRO Overflow Interrupt Flag bit
$1=$ TMRO register has overflowed (must be cleared in software)
$0=$ TMR0 register did not overflow
bit 1: INTF: RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be cleared in software)
$0=$ The RB0/INT external interrupt did not occur
bit 0: RBIF: RB Port Change Interrupt Flag bit
1 = At least one of the RB7:RB4 pins changed state (see Section 5.2 to clear interrupt)
$0=$ None of the RB7:RB4 pins have changed state
Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## PIC16C9XX

### 4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt. peripheral interrupts.

FIGURE 4-6: PIE1 REGISTER (ADDRESS 8Ch)

| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDIE | ADIE ${ }^{(1)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | ```\(\mathrm{R}=\) Readable bit W = Writable bit U = Unimplemented bit, read as '0' - \(\mathrm{n}=\) Value at POR reset``` |
| bit7 bit0 |  |  |  |  |  |  |  |  |
| bit 7: LCDIE: LCD Interrupt Enable bit 1 = Enables the LCD interrupt 0 = Disables the LCD interrupt |  |  |  |  |  |  |  |  |
| bit 6: ADIE: A/D Converter Interrupt Enable bit ${ }^{(1)}$ 1 = Enables the A/D interrupt $0=$ Disables the A/D interrupt |  |  |  |  |  |  |  |  |
| bit 3: SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt |  |  |  |  |  |  |  |  |
| bit 2: CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt |  |  |  |  |  |  |  |  |
| bit 1: TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt |  |  |  |  |  |  |  |  |
| bit 0: TMR1IE:TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt $0=$ Disables the TMR1 overflow interrupt |  |  |  |  |  |  |  |  |
| Note 1: Bit ADIE is reserved on the PIC16C923, always maintain this bit clear. |  |  |  |  |  |  |  |  |

### 4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## FIGURE 4-7: PIR1 REGISTER (ADDRESS 0Ch)

| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDIF | ADIF ${ }^{(1)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | $\begin{aligned} & R=\text { Readable bit } \\ & W=\text { Writable bit } \\ & U=\text { Unimplemented bit, } \\ & \text { read as ' } 0 \text { ' } \\ & -n=\text { Value at POR reset } \end{aligned}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |
| bit 7: | LCDIF: LCD Interrupt Flag bit <br> $1=$ LCD interrupt occurred (must be cleared in software) <br> $0=$ LCD interrupt did not occur |  |  |  |  |  |  |  |
| bit 6: | ADIF: A/D Converter Interrupt Flag bit ${ }^{(1)}$ <br> 1 = An A/D conversion completed (must be cleared in software) <br> $0=$ The A/D conversion is not complete |  |  |  |  |  |  |  |
| bit 5-4: bit 3 : | Unimplemented: Read as ' 0 ' <br> SSPIF: Synchronous Serial Port Interrupt Flag bit <br> 1 = The transmission/reception is complete (must be cleared in software) <br> $0=$ Waiting to transmit/receive |  |  |  |  |  |  |  |
| bit 2 : | CCP1IF: CCP1 Interrupt Flag bit <br> Capture Mode <br> 1 = A TMR1 register capture occurred (must be cleared in software) <br> $0=$ No TMR1 register capture occurred <br> Compare Mode |  |  |  |  |  |  | re) |
| bit 1: | TMR2IF: TMR2 to PR2 Match Interrupt Flag bit $1=$ TMR2 to PR2 match occurred (must be cleared in software) $0=$ No TMR2 to PR2 match occurred |  |  |  |  |  |  |  |
| bit 0: | TMR1IF: TMR1 Overflow Interrupt Flag bit <br> 1 = TMR1 register overflowed (must be cleared in software) <br> $0=$ TMR1 register did not overflow |  |  |  |  |  |  |  |
| Note 1: Bit ADIF is reserved on the PIC16C923, always maintain this bit clear. |  |  |  |  |  |  |  |  |
| Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. |  |  |  |  |  |  |  |  |

### 4.2.2.6 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset.

For various reset conditions see Table 14-4 and Table 14-5.

FIGURE 4-8: PCON REGISTER (ADDRESS 8Eh)

bit 7-2: Unimplemented: Read as '0'
bit 1: $\overline{\text { POR: Power-on Reset Status bit }}$
1 = No Power-on Reset occurred
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0: Unimplemented: Read as '0'

### 4.3 PCL and PCLATH

The program counter ( PC ) is 13 -bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits ( $\mathrm{PC}<12: 8>$ ) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-9 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH $<4: 0>\rightarrow \mathrm{PCH}$ ). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH $<4: 3>\rightarrow \mathrm{PCH}$ ).

FIGURE 4-9: LOADING OF PC IN DIFFERENT SITUATIONS


### 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read"(AN556).

### 4.3.2 STACK

The PIC16CXXX family has an 8 level deep $\times 13$-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.
The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.
Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

### 4.4 Program Memory Paging

PIC16C9XX devices are capable of addressing a continuous 8 K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2 K program memory page. When doing a CALL or GOTO instruction the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the $\mathrm{PCLATH}<4: 3>$ bits are not required for the return instructions (which POPs the address from the stack).

Note: The PIC16C9XX ignores paging bit PCLATH<4>, which is used to access program memory pages 2 and 3 . The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

## PIC16C9XX

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

## EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG 0x500
BSF PCLATH,3 ;Select page 1 (800h-FFFh)
CALL SUB1_P1 ; Call subroutine in
    ;page 1 (800h-FFFh)
ORG 0x900
SUB1_P1:
RETURN ;return to Call subroutine
    ;in page 0 (000h-7FFh)
```


### 4.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register (FSR). Reading the INDF register itself indirectly (FSR = '0') will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8 -bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-10.
A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

|  | movlw | $0 \times 20$ | ; initialize pointer |
| :--- | :--- | :--- | :--- |
| movwf | FSR | ; to RAM |  |
| NEXT | clrf | INDF | ; clear INDF register |
| incf | FSR,F | ;inc pointer |  |
| btfss | FSR, 4 | ; all done? |  |
| CONTINUE |  |  | ; no clear next |

FIGURE 4-10: DIRECT/INDIRECT ADDRESSING


### 5.0 PORTS

Some pins for these ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

### 5.1 PORTA and TRISA Register

The RA4/TOCKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All RA pins have data direction bits (TRISA register) which can configure these pins as output or input.
Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.
Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.
Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.
For the PIC16C924 only, other PORTA pins are multiplexed with analog inputs and the analog Vref input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note: On a Power-on Reset, these pins are configured as analog inputs and read as ' 0 '.
The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

## EXAMPLE 5-1: INITIALIZING PORTA

| BCF | STATUS, RPO | ; Select Bank0 |
| :--- | :--- | :--- |
| BCF | STATUS, RP1 |  |
| CLRF | PORTA | ; Initialize PORTA |
| BSF | STATUS, RPO | ; |
| MOVLW | 0xCF | ; Value used to |
|  |  | ; initialize data |
|  |  | ; direction |
| MOVWF | TRISA | Set RA<3:0> as inputs |
|  |  | ; RA<5:4> as outputs |
|  |  | ; RA<7:6> are always |
|  |  | read as '0'. |

FIGURE 5-1: BLOCK DIAGRAM OF PINS RA3:RAO AND RA5


FIGURE 5-2: BLOCK DIAGRAM OF RA4/TOCKI PIN


## PIC16C9XX

TABLE 5-1: PORTA FUNCTIONS

| Name | Bit\# | Buffer | Function |
| :--- | :--- | :--- | :--- |
| RA0/AN0(1) | bit0 | TTL | Input/output or analog input |
| RA1/AN1 $^{(1)}$ | bit1 | TTL | Input/output or analog input |
| RA2/AN2 $^{(1)}$ | bit2 | TTL | Input/output or analog input |
| RA3/AN3/VREF ${ }^{(1)}$ | bit3 | TTL | Input/output or analog input or VREF |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for Timer0 <br> Output is open drain type |
| RA5/AN4/SS ${ }^{(1)}$ | bit5 | TTL | Input/output or analog input or slave select input for synchronous serial port |

Legend: TTL = TTL input, ST = Schmitt Trigger input
Note 1: The AN and Vref functions are for the A/D module and are only implemented on the PIC16C924.
TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> Power-on <br> Reset | Value on <br> all other <br> resets |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 05h | PORTA | - | - | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | (2) | (2) |
| 85h | TRISA | - | - | PORTA Data Direction Control Register |  |  | --111111 | --111111 |  |  |  |
| 9Fh ${ }^{(\mathbf{1})}$ | ADCON1 | - | - | - | - | - | PCFG2 | PCFG1 | PCFG0 | -----000 | -----000 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented locations read as '0'. Shaded cells are not used by PORTA.
Note 1: The ADCON1 register is implemented on the PIC16C924 only.
2: PIC16C923 reset values for PORTA: --xx xxxx for a POR, and --uu uuuu for all other resets, PIC16C924 reset values for PORTA: --0x 0000 when read.

### 5.2 PORTB and TRISB Register

PORTB is an 8 -bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).
EXAMPLE 5-2: INITIALIZING PORTB

| BCF | STATUS, RPO | ; Select Bank0 |
| :---: | :---: | :---: |
| BCF | STATUS, RP1 |  |
| CLRF | PORTB | ; Initialize PORTB |
| BSF | STATUS, RPO | ; |
| MOVLW | $0 \times C F$ | ; Value used to <br> ; initialize data <br> ; direction |
| MOVWF | TRISB | ; Set $R B<3: 0>$ as inputs <br> ; $\mathrm{RB}<5: 4>$ as outputs <br> ; RB<7:6> as inputs |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are also disabled on a Power-on Reset.
FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS


Note 1: I/O pins have diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit and clear the RBPU bit (OPTION<7>).

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of

PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).
This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:
a) Any read or write of PORTB. This will end the mismatch condition.
b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.
This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).
The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.
FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS


## TABLE 5-3: PORTB FUNCTIONS

| Name | Bit\# | Buffer | Function |
| :--- | :---: | :---: | :--- |
| RB0/INT | bit0 | TTL/ST | Input/output pin or external interrupt input. Internal software <br> programmable weak pull-up. This buffer is a Schmitt Trigger input when <br> configured as the external interrupt. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3 | bit3 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt on change). Internal software programmable <br> weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt on change). Internal software programmable <br> weak pull-up. |
| RB6 | bit6 | TTL/ST | Input/output pin (with interrupt on change). Internal software programmable <br> weak pull-up. Serial programming clock. This buffer is a Schmitt Trigger <br> input when used in serial programming mode. |
| RB7 | bit7 | TTL/ST | Input/output pin (with interrupt on change). Internal software programmable <br> weak pull-up. Serial programming data. This buffer is a Schmitt Trigger input <br> when used in serial programming mode. |

Legend: TTL = TTL input, ST = Schmitt Trigger input
TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06h, 106h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uauu uuuu |
| 86h, 186h | TRISB | PORTB Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 81h, 181h | OPTION | RBPU | INTEDG | T0CS | TOSE | PSA | PS2 | PS1 | PS0 | 11111111 | 11111111 |

Legend: $\mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged. Shaded cells are not used by PORTB.

### 5.3 PORTC and TRISC Register

PORTC is an 6-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.
When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-mod-ify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

## EXAMPLE 5-3: INITIALIZING PORTC

```
BCF STATUS,RP0 ; Select Bank0
BCF STATUS,RP1
CLRF PORTC ; Initialize PORTC
BSF STATUS,RPO ;
MOVLW 0xCF ; Value used to
    initialize data
    direction
MOVWF TRISC ; Set RC<3:0> as inputs
    RC<5:4> as outputs
    RC<7:6> always read 0
```

FIGURE 5-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)


Note 1: I/O pins have diode protection to VDD and Vss.
2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (OPTION<7>).

## TABLE 5-5: PORTC FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :--- | :---: | :---: | :--- |
| RC0/T1OSO/T1CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output or Timer1 clock input |
| RC1/T1OSI | bit1 | ST | Input/output port pin or Timer1 oscillator input |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture input/Compare output/PWM output |
| RC3/SCK/SCL | bit3 | ST | Input/output port pin or the synchronous serial clock for both SPI and <br> $I^{2} \mathrm{C}$ modes. |
| RC4/SDI/SDA | bit4 | ST | Input/output port pin or the SPI Data In (SPI mode) or data I/O (I2C <br> mode). |
| RC5/SDO | bit5 | ST | Input/output port pin or Synchronous Serial Port data out |

Legend: ST = Schmitt Trigger input
TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> Power-on <br> Reset | Value on all <br> other resets |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 07 h | PORTC | - | - | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | $--x x$ xxxx | -- uu uuuu |
| 87 h | TRISC | - | - | PORTC Data Direction Control Register |  | --111111 | $--11 \quad 1111$ |  |  |  |  |



## PIC16C9XX

### 5.4 PORTD and TRISD Registers

PORTD is an 8-bit port with Schmitt Trigger input buffers. The first five pins are configurable as general purpose I/O pins or LCD segment drivers. Pins RD5, RD6 and RD7 can be digital inputs or LCD segment or common drivers.

TRISD controls the direction of pins RD0 through RD4 when PORTD is configured as a digital port.

Note: On a Power-on Reset these pins are configured as LCD segment drivers.

Note: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

## EXAMPLE 5-4: INITIALIZING PORTD

| BCF | STATUS,RP0 | ; Select Bank2 |
| :--- | :--- | :--- |
| BSF | STATUS,RP1 | ; |
| BCF | LCDSE,SE29 | ;Make $R D<7: 5>$ digital |
| BCF | LCDSE,SE0 | ;Make RD<4:0> digital |
| BSF | STATUS,RP0 | ; Select Bank1 |
| BCF | STATUS,RP1 | ; |
| MOVLW | $0 x 07$ | ;Make RD $<4: 0>$ outputs |
| MOVWF | TRISD | ;Make RD $<7: 5>$ inputs |

FIGURE 5-6: PORTD<4:0> BLOCK DIAGRAM


FIGURE 5-7: PORTD<7:5> BLOCK DIAGRAM


## TABLE 5-7: PORTD FUNCTIONS

| Name | Bit\# | Buffer <br> Type |  |
| :--- | :---: | :---: | :--- |
| RD0/SEG00 | bit0 | ST | Input/output port pin or Segment Driver00 |
| RD1/SEG01 | bit1 | ST | Input/output port pin or Segment Driver01 |
| RD2/SEG02 | bit2 | ST | Input/output port pin or Segment Driver02 |
| RD3/SEG03 | bit3 | ST | Input/output port pin or Segment Driver03 |
| RD4/SEG04 | bit4 | ST | Input/output port pin or Segment Driver04 |
| RD5/SEG29/COM3 | bit5 | ST | Digital input pin or Segment Driver29 or Common Driver3 |
| RD6/SEG30/COM2 | bit6 | ST | Digital input pin or Segment Driver30 or Common Driver2 |
| RD7/SEG31/COM1 | bit7 | ST | Digital input pin or Segment Driver31 or Common Driver1 |

Legend: ST = Schmitt Trigger input

## TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 08h | PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | 00000000 | 00000000 |
| 88h | TRISD | PORTD Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 10Dh | LCDSE | SE29 | SE27 | SE20 | SE16 | SE12 | SE9 | SE5 | SE0 | 11111111 | 11111111 |

Legend: Shaded cells are not used by PORTD.

## PIC16C9XX

### 5.5 PORTE and TRISE Register

PORTE is an digital input only port. Each pin is multiplexed with an LCD segment driver. These pins have Schmitt Trigger input buffers.

Note 1: On a Power-on Reset these pins are configured as LCD segment drivers.
Note 2: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

## EXAMPLE 5-5: INITIALIZING PORTE

```
BCF STATUS,RP0 ;Select Bank2
BSF STATUS,RP1 ;
BCF LCDSE,SE27 ;Make all PORTE
BCF LCDSE,SE5 ; and PORTG<7>
BCF LCDSE,SE9 ;digital inputs
```

FIGURE 5-8: PORTE BLOCK DIAGRAM


## TABLE 5-9: PORTE FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :--- | :---: | :---: | :--- |
| RE0/SEG05 | bit0 | ST | Digital input or Segment Driver05 |
| RE1/SEG06 | bit1 | ST | Digital input or Segment Driver06 |
| RE2/SEG07 | bit2 | ST | Digital input or Segment Driver07 |
| RE3/SEG08 | bit3 | ST | Digital input or Segment Driver08 |
| RE4/SEG09 | bit4 | ST | Digital input or Segment Driver09 |
| RE5/SEG10 | bit5 | ST | Digital input or Segment Driver10 |
| RE6/SEG11 | bit6 | ST | Digital input or Segment Driver11 |
| RE7/SEG27 | bit7 | ST | Digital input or Segment Driver27 (not available on 64-pin devices) |

Legend: ST = Schmitt Trigger input
TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  | $\begin{aligned} & \text { e on } \\ & \text { er-on } \\ & \text { set } \end{aligned}$ | Value other | on all resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 09h | PORTE | RE7 | RE6 | RE5 | RE4 | RE3 | RE2 | RE1 | RE0 | 0000 | 0000 | 0000 | 0000 |
| 89h | TRISE | PORTE Data Direction Control Register |  |  |  |  |  |  |  | 1111 | 1111 | 1111 | 1111 |
| 10Dh | LCDSE | SE29 | SE27 | SE20 | SE16 | SE12 | SE9 | SE5 | SE0 | 1111 | 1111 | 1111 | 1111 |

Legend: Shaded cells are not used by PORTE.

### 5.6 PORTF and TRISF Register

PORTF is an digital input only port. Each pin is multiplexed with an LCD segment driver. These pins have Schmitt Trigger input buffers.

Note 1: On a Power-on Reset these pins are configured as LCD segment drivers.
Note 2: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

## EXAMPLE 5-6: INITIALIZING PORTF

```
BCF STATUS,RP0 ; Select Bank2
BSF STATUS,RP1 ;
BCF LCDSE,SE16 ;Make all PORTF
BCF LCDSE,SE12 ;digital inputs
```

FIGURE 5-9: PORTF BLOCK DIAGRAM


## TABLE 5-11: PORTF FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :--- | :---: | :---: | :--- |
| RF0/SEG12 | bit0 | ST | Digital input or Segment Driver12 |
| RF1/SEG13 | bit1 | ST | Digital input or Segment Driver13 |
| RF2/SEG14 | bit2 | ST | Digital input or Segment Driver14 |
| RF3/SEG15 | bit3 | ST | Digital input or Segment Driver15 |
| RF4/SEG16 | bit4 | ST | Digital input or Segment Driver16 |
| RF5/SEG17 | bit5 | ST | Digital input or Segment Driver17 |
| RF6/SEG18 | bit6 | ST | Digital input or Segment Driver18 |
| RF7/SEG19 | bit7 | ST | Digital input or Segment Driver19 |

Legend: ST = Schmitt Trigger input
TABLE 5-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 107h | PORTF | RF7 | RF6 | RF5 | RF4 | RF3 | RF2 | RF1 | RF0 | 00000000 | 00000000 |
| 187h | TRISF | PORTF Data Direction Control Register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 10Dh | LCDSE | SE29 | SE27 | SE20 | SE16 | SE12 | SE9 | SE5 | SE0 | 11111111 | 11111111 |

Legend: Shaded cells are not used by PORTF.

## PIC16C9XX

### 5.7 PORTG and TRISG Register

PORTG is an digital input only port. Each pin is multiplexed with an LCD segment driver. These pins have Schmitt Trigger input buffers.

Note 1: On a Power-on Reset these pins are configured as LCD segment drivers.
Note 2: To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

## EXAMPLE 5-7: INITIALIZING PORTG

```
BCF STATUS,RP0 ; Select Bank2
BSF STATUS,RP1 ;
BCF LCDSE,SE27 ;Make all PORTG
BCF LCDSE,SE20 ; and PORTE<7>
    ;digital inputs
```

FIGURE 5-10: PORTG BLOCK DIAGRAM


TABLE 5-13: PORTG FUNCTIONS

| Name | Bit\# | Buffer Type | Function |
| :--- | :---: | :---: | :--- |
| RG0/SEG20 | bit0 | ST | Digital input or Segment Driver20 |
| RG1/SEG21 | bit1 | ST | Digital input or Segment Driver21 |
| RG2/SEG22 | bit2 | ST | Digital input or Segment Driver22 |
| RG3/SEG23 | bit3 | ST | Digital input or Segment Driver23 |
| RG4/SEG24 | bit4 | ST | Digital input or Segment Driver24 |
| RG5/SEG25 | bit5 | ST | Digital input or Segment Driver25 |
| RG6/SEG26 | bit6 | ST | Digital input or Segment Driver26 |
| RG7/SEG28 | bit7 | ST | Digital input or Segment Driver28 (not available on 64-pin devices) |

Legend: ST = Schmitt Trigger input
TABLE 5-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> Power-on <br> Reset | Value on all <br> other resets |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 108h | PORTG | RG7 | RG6 | RG5 | RG4 | RG3 | RG2 | RG1 | RG0 | 00000000 | 00000000 |
| 188h | TRISG | PORTG Data Direction Control Register |  |  |  |  | 11111111 | 11111111 |  |  |  |
| 10Dh | LCDSE | SE29 | SE27 | SE20 | SE16 | SE12 | SE9 | SE5 | SE0 | 11111111 | 11111111 |

[^0]
### 5.8 I/O Programming Considerations

### 5.8.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the contents of the data latch may now be unknown.
Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.
Example 5-8 shows the effect of two sequential read-modify-write instructions on an I/O port.

## EXAMPLE 5-8: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT



A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

### 5.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-11). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-11: SUCCESSIVE I/O OPERATION


## PIC16C9XX

NOTES:

### 6.0 OVERVIEW OF TIMER MODULES

Each module can generate an interrupt to indicate that an event has occurred (e.g. timer overflow). Each of these modules is explained in full detail in the following sections. The timer modules are:

- Timer0 Module (Section 7.0)
- Timer1 Module (Section 8.0)
- Timer2 Module (Section 9.0)


### 6.1 Timer0 Overview

The Timer0 module is a simple 8 -bit timer/counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.
The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. Timer0 can increment at the following rates: 1:1 when prescaler assigned to Watchdog timer, 1:2, 1:4, 1:8, 1:16, $1: 32,1: 64,1: 128$, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz , given the high and low time requirements of the clock.

### 6.2 Timer1 Overview

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

Timer1 also has a prescaler option which allows Timer1 to increment at the following rates: 1:1, 1:2, 1:4, and $1: 8$. Timer1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16 -bit capture or the 16 -bit compare and must be synchronized to the device. Timer1 oscillator is also one of the clock sources for the LCD module.

### 6.3 Timer2 Overview

Timer2 is an 8-bit timer with a programmable prescaler and postscaler, as well as an 8-bit period register (PR2). Timer2 can be used with the CCP1 module (in PWM mode) as well as the clock source for the Syn-
chronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, 1:16.
The postscaler allows the TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to $1: 16$ (inclusive).

### 6.4 CCP Overview

The CCP module can operate in one of these three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).
Capture mode captures the 16-bit value of TMR1 into the CCPR1H:CCPR1L register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or the sixteenth rising edge of the CCP1 pin.
Compare mode compares the TMR1H:TMR1L register pair to the CCPR1H:CCPR1L register pair. When a match occurs an interrupt can be generated, and the output pin CCP1 can be forced to given state (High or Low), TMR1 can be reset and start A/D conversion. This depends on the control bits CCP1M3:CCP1M0.
PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPR1H:CCPR1L<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCP1 pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCP1 pin (if an output) will be forced high.

## PIC16C9XX

NOTES:

### 7.0 TIMERO MODULE

The Timer0 module has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.
Timer mode is selected by clearing bit TOCS (OPTION $<5>$ ). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMRO register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMRO register.
Counter mode is selected by setting bit TOCS (OPTION $<5>$ ). In counter mode Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit TOSE (OPTION<4>). Clearing
bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.
The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of $1: 2,1: 4, \ldots$, 1:256 are selectable. Section 7.3 details the operation of the prescaler.

### 7.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TOIF (INTCON<2>). The interrupt can be masked by clearing bit TOIE (INTCON $<5>$ ). Bit TOIF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. Figure 7-4 displays the Timer0 interrupt timing.

FIGURE 7-1: TIMER0 BLOCK DIAGRAM


FIGURE 7-2: TIMERO TIMING: INTERNAL CLOCK/NO PRESCALE


FIGURE 7-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2


FIGURE 7-4: TIMERO INTERRUPT TIMING


### 7.2 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns ) and low for at least 2Tosc (and a small RC delay of 20 ns ). Refer to the electrical specification of the desired device.
When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type pres-
caler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns ) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns . Refer to parameters 40,41 and 42 in the electrical specification of the desired device.

### 7.2.2 TMRO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure $7-5$ shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK


Note 1: Delay from clock input change to Timer0 increment is 3Tosc to 7Tosc. (Duration of $Q=$ Tosc).
Therefore, the error in measuring the interval between two edges on Timer0 input $= \pm 4$ Tosc max.
2: External clock if no prescaler selected, Prescaler output otherwise.
3: The arrows indicate the points in time where sampling occurs.

## PIC16C9XX

### 7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the WDT but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMRO register (e.g. CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler count. When assigned to WDT, a CLRWDT instruction will clear the prescaler count along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER


### 7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This precaution must be followed even if the WDT is disabled.

## EXAMPLE 7-1: CHANGING PRESCALER (TIMERO $\rightarrow$ WDT)

Lines 2 and 3 do NOT have to be included if the final desired prescale value is other than 1:1. If $1: 1$ is final desired value, then a temporary prescale value is set in lines 2 and 3 and the final prescale value will be set in lines 10 and 11.

| 1) | BSF | STATUS, RPO | ; Select Bank1 |
| :--- | :--- | :--- | :--- |
| 2) MOVLW | b'xx0x0xxx' | ;Select clock source and prescale value of |  |
| 3) | MOVWF | OPTION_REG | ; other than $1: 1$ |
| 4) | BCF | STATUS, RPO | ;Select Bank0 |
| 5) | CLRF | TMRO | ;Clear TMR0 and prescaler |
| 6) | BSF | STATUS, RP1 | ;Select Bank1 |
| 7) MOVLW b'xxxx1xxx' | ;Select WDT, do not change prescale value |  |  |
| 8) MOVWF OPTION_REG | ; |  |  |
| 9) CLRWDT | ;Clears WDT and prescaler |  |  |
| 10) MOVLW b'xxxx1xxx' | ;Select new prescale value and WDT |  |  |
| 11) MOVWF OPTION_REG | ; |  |  |
| 12) BCF | STATUS, RP0 | ;Select Bank0 |  |

To change prescaler from the WDT to the Timer0 module use the precaution shown in Example 7-2.

EXAMPLE 7-2: CHANGING PRESCALER (WDT $\rightarrow$ TIMERO)

| CLRWDT | ; Clear WDT and prescaler |
| :--- | :--- |
| BSF | STATUS, RPO ; Select Bank1 |
| MOVLW | $b^{\prime} x X X X 0 x x x^{\prime}$; Select TMR0, new prescale value and |
| MOVWF | OPTION_REG ; clock source |
| BCF | STATUS, RPO ; Select Bank0 |

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMERO

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on <br> Power-on <br> Reset | Value on all <br> other resets |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01h, 101h | TMR0 | Timer0 module's register |  |  |  |  |  |  |  |  |  |
| 0Bh, 8Bh, <br> 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h, 181h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 11111111 | 11111111 |
| 85h | TRISA | - | - | PORTA Data Direction Control Register |  | --111111 | --111111 |  |  |  |  |

Legend: $x=$ unknown, $u=$ unchanged, $-=$ unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## PIC16C9XX

NOTES:

### 8.0 TIMER1 MODULE

Timer1 is a 16 -bit timer/counter consisting of two 8 -bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).
Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).
In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be turned on and off using the control bit TMR1ON (T1CON<0>).
Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 10.0). Figure 8-1 shows the Timer1 control register.
When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs.

FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | $\begin{aligned} \mathrm{R} & =\text { Readable bit } \\ \mathrm{W} & =\text { Writable bit } \\ \mathrm{U}= & \text { Unimplemented bit, } \\ & \text { read as ' } 0 \text { ' } \\ -\mathrm{n}= & \text { Value at POR reset } \end{aligned}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |

bit 7-6: Unimplemented: Read as '0'
bit 5-4: T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
$11=1: 8$ Prescale value
$10=1: 4$ Prescale value
$01=1: 2$ Prescale value
$00=1: 1$ Prescale value
bit 3: T1OSCEN: Timer1 Oscillator Enable Control bit
1 = Oscillator is enabled
$0=$ Oscillator is shut off
Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain
bit 2: T1SYNC: Timer1 External Clock Input Synchronization Control bit
TMR1CS = 1
1 = Do not synchronize external clock input
0 = Synchronize external clock input
TMR1CS $=0$
This bit is ignored. Timer1 uses the internal clock when TMR1CS $=0$.
bit 1: TMR1CS: Timer1 Clock Source Select bit
1 = External clock from pin T1CKI (on the rising edge)
0 = Internal clock (Fosc/4)
bit 0: TMR1ON: Timer1 On bit
1 = Enables Timer1
0 = Stops Timer1

### 8.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS ( $\mathrm{T} 1 \mathrm{CON}<1>$ ) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC ( $\mathrm{T} 1 \mathrm{CON}<2>$ ) has no effect since the internal clock is always in sync.

### 8.2 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode the timer increments on every rising edge of clock input on pin RC1/T1OSI when bit T1OSCEN is set or pin RC0/T1OSO/T1CKI when bit T1OSCEN is cleared.
If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler is an asynchronous ripple-counter.
In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut off. The prescaler however will continue to increment.

### 8.2.1 EXTERNAL CLOCK INPUT TIMING FOR SYNCHRONIZED COUNTER MODE

When an external clock input is used for Timer1 in synchronized counter mode, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of TMR1 after synchronization.
When the prescaler is $1: 1$, the external clock input is the same as the prescaler output. The synchronization of T1CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T1CKI to be high for at least 2Tosc (and a small RC delay of 20 ns ) and low for at least 2Tosc (and a small RC delay of 20 ns ). Refer to the appropriate electrical specifications, parameters 45,46 , and 47.
When a prescaler other than $1: 1$ is used, the external clock input is divided by the asynchronous rip-ple-counter type prescaler so that the prescaler output is symmetrical. In order for the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T1CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns ) divided by the prescaler value. The only requirement on T1CKI high and low time is that they do not violate the minimum pulse width requirements of $10 \mathrm{~ns})$. Refer to the appropriate electrical specifications, parameters 40, 42, 45, 46, and 47.

FIGURE 8-2: TIMER1 BLOCK DIAGRAM


### 8.3 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC ( $\mathrm{T} 1 \mathrm{CON}<2>$ ) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow which will wake-up the processor. However, special precautions in software are needed to read-from or write-to the Timer1 register pair (TMR1H:TMR1L) (Section 8.3.2).
In asynchronous counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

### 8.3.1 EXTERNAL CLOCK INPUT TIMING WITH UNSYNCHRONIZED CLOCK

If control bit T1SYNC is set, the timer will increment completely asynchronously. The input clock must meet certain minimum high time and low time requirements, as specified in timing parameters 45,46 , and 47.

### 8.3.2 READING AND WRITING TMR1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running, from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems since the timer may overflow between the reads.
For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.
Reading the 16 -bit value requires some care. Example 8-1 is an example routine to read the 16 -bit timer value. This is useful if the timer cannot be stopped.

## EXAMPLE 8-1: READING A 16-BIT FREE-RUNNING TIMER

```
; All interrupts are disabled
    MOVF TMR1H, W ; Read high byte
    MOVWF TMPH ;
    MOVF TMR1L, W ; Read low byte
    MOVWF TMPL ;
    MOVF TMR1H, W ; Read high byte
    SUBWF TMPH, W ; Sub 1st read
    ; with 2nd read
    BTFSC STATUS,z ; Is result = 0
    GOTO CONTINUE ;Good 16-bit read
;
; TMR1L may have rolled over between the read
of the high and low bytes. Reading the high
and low bytes now will read a good value.
;
    MOVF TMR1H, W ; Read high byte
    MOVWF TMPH ;
    MOVF TMR1L, W ; Read low byte
    MOVWF TMPL ;
; Re-enable the Interrupt (if required)
CONTINUE ;Continue with your code
```


### 8.4 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz . It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 8-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

## TABLE 8-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

| Osc Type | Freq | C1 | C2 |
| :--- | :---: | :---: | :---: |
| LP | 32 kHz | 33 pF | 33 pF |
|  | 100 kHz | 15 pF | 15 pF |
|  | 200 kHz | 15 pF | 15 pF |
|  | These values are for design guidance only. |  |  |  |
| Crystals Tested: |  |  |  |
| 32.768 kHz | Epson C-001R32.768K-A | $\pm 20 \mathrm{PPM}$ |  |
| 100 kHz | Epson C-2 100.00 KC-P | $\pm 20 \mathrm{PPM}$ |  |
| 200 kHz | STD XTL 200.000 kHz | $\pm 20 \mathrm{PPM}$ |  |

Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

### 8.5 Resetting Timer1 using the CCP Trigger Output

If the CCP1 module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 $=1011$ ), this signal will reset Timer1.
Note: The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).
Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer 1 is running in asynchronous counter mode, this reset operation may not work.
In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.
In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

### 8.6 Resetting of Timer1 Register Pair (TMR1H:TMR1L)

TMR1H and TMR1L registers are not reset on a POR or any other reset except by the CCP1 special event trigger.
T1CON register is reset to 00h on a Power-on Reset. In any other reset, the register is unaffected.

### 8.7 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| OCh | PIR1 | LCDIF | ADIF ${ }^{(1)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | 00-- 0000 | 00-- 0000 |
| 8Ch | PIE1 | LCDIE | ADIE ${ }^{(1)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000 | 00-- 0000 |
| OEh | TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| OFh | TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uauu |
| 10h | T1CON | - | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | --00 0000 | --uu uuuu |

[^1]
### 9.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device reset.
The input clock (Fosc/4) has a prescale option of 1:1, $1: 4$ or 1:16 (selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>)).
The Timer2 module has an 8-bit period register, PR2. TMR2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is set during RESET.
The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).
Timer2 can be shut off by clearing control bit TMR2ON ( $\mathrm{T} 2 \mathrm{CON}<2>$ ) to minimize power consumption.
Figure 9-2 shows the Timer2 control register.

### 9.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset (Power-on Reset, MCLR Reset, or Watchdog Timer Reset)
TMR2 will not clear when T2CON is written.


### 9.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM


Note 1: TMR2 register output can be software selected by the SSP Module as the source clock.

FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | $\begin{aligned} & \mathrm{R}=\text { Readable bit } \\ & \mathrm{W}=\text { Writable bit } \\ & \mathrm{U}= \\ & \quad \text { Unimplemented bit, } \\ & \quad \text { read as ' } 0 \text { ' } \\ & -\mathrm{n}=\text { Value at POR reset } \\ & \hline \end{aligned}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |
| bit 7: | Unimplemented: Read as '0' |  |  |  |  |  |  |  |
| bit 6-3: | TOUTPS3: $\begin{aligned} & 0000=1: 1 \\ & 0001=1: 2 \end{aligned}$ $1111=1: 1$ | TOUTPSO: <br> Postscale Postscale <br> 6 Postscale | Timer2 | tput Postsca | le Select b |  |  |  |
| bit 2 : | TMR2ON: Timer2 On bit $1=$ Timer2 is on $0=$ Timer2 is off |  |  |  |  |  |  |  |
| bit 1-0: | T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits <br> $00=$ Prescaler is 1 <br> 01 = Prescaler is 4 <br> $1 \mathrm{x}=$ Prescaler is 16 |  |  |  |  |  |  |  |

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0 Ch | PIR1 | LCDIF | ADIF ${ }^{(1)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | 00-- 0000 | 00-- 0000 |
| 8Ch | PIE1 | LCDIE | ADIE ${ }^{(1)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000 | 00-- 0000 |
| 11h | TMR2 | Timer2 module's register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 12h | T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| 92h | PR2 | Timer2 Period Register |  |  |  |  |  |  |  | 11111111 | 11111111 |

Legend: $\quad x=$ unknown, $u=$ unchanged, $-=$ unimplemented read as ' 0 '. Shaded cells are not used by the Timer2 module.
Note 1: Bits ADIE and ADIF are reserved on the PIC16C923, always maintain these bits clear.

### 10.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM master/slave duty cycle register. Table 10-1 shows the timer resources used by the CCP module.

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All three are readable and writable.

For use of the CCP module, refer to the Embedded Control Handbook, "Using the CCP Modules" (AN594).

TABLE 10-1: CCP MODE - TIMER RESOURCE

| CCP Mode | Timer Resource |
| :---: | :---: |
| Capture | Timer1 |
| Compare | Timer1 |
| PWM | Timer2 |

Figure 10-1 shows the CCP1CON register.
FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | $\begin{array}{\|l} R=\text { Readable bit } \\ W=\text { Writable bit } \\ U=\text { Unimplemented bit, } \\ \text { read as ' } 0 \text { ' } \\ -n=\text { Value at POR reset } \end{array}$ |
| bit7 |  |  |  |  |  |  | bit0 |  |

bit 7-6: Unimplemented: Read as '0'
bit 5-4: CCP1X:CCP1Y: PWM Least Significant bits
Capture Mode
Unused
Compare Mode
Unused
PWM Mode
These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
bit 3-0: CCP1M3:CCP1M0: CCP1 Mode Select bits
0000 = Capture/Compare/PWM off (resets CCP1 module)
0100 = Capture mode, every falling edge
0101 = Capture mode, every rising edge
0110 = Capture mode, every 4th rising edge
0111 = Capture mode, every 16th rising edge
1000 = Compare mode, set output on match (bit CCP1IF is set)
1001 = Compare mode, clear output on match (bit CCP1IF is set)
$1010=$ Compare mode, generate software interrupt on match (bit CCP1IF is set, CCP1 pin is unaffected)
1011 = Compare mode, trigger special event (CCP1IF bit is set; CCP1 resets TMR1)
$11 x x=$ PWM mode

### 10.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1 (Figure 10-2). An event is defined as:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON $<3: 0>$ ). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

### 10.1.1 CCP PIN CONFIGURATION

In capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.
Note: If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM


### 10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode the capture operation may not work.

### 10.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep enable bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear flag bit CCP1IF following any such change in operating mode.

### 10.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 10-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 10-1: CHANGING BETWEEN CAPTURE PRESCALERS

| CLRF | CCP1CON | ; Turn CCP module off |
| :---: | :---: | :---: |
| MOVLW | NEW_CAPT_PS | ; Load the $W$ reg with <br> ; the new prescaler <br> ; mode value and CCP ON |
| MOVWF | CCP1CON | ; Load CCP1CON with <br> ; this value |

### 10.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven High
- Driven Low
- Remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, a compare interrupt is also generated.

FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM


### 10.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

### 10.2.1 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 10.2.2 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

### 10.2.3 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.
The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion. This allows the CCPR1H:CCPR1L register pair to effectively be a 16-bit programmable period register for Timer1.
Note: The "special event trigger" from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

### 10.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.
Figure 10-4 shows a simplified block diagram of the CCP module in PWM mode.
For a step by step procedure on how to set up the CCP module for PWM operation, see Section 10.3.3.

FIGURE 10-4: SIMPLIFIED PWM BLOCK DIAGRAM


Note 1: 8-bit timer is concatenated with 2-bit internal Q clock or 2 bits of the prescaler to create 10-bit time-base.

A PWM output (Figure 10-5) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 10-5: PWM OUTPUT


### 10.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period $=[(\operatorname{PR2})+1] \cdot 4 \cdot \operatorname{TosC} \cdot$ (TMR2 prescale value)
PWM frequency is defined as 1 / [PWM period].
When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle $=0 \%$, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (Section 9.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

### 10.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10 -bit resolution is available: the CCPR1L contains the eight MSbs and CCP1CON $<5: 4>$ contains the two LSbs. This 10 -bit value is represented by CCPR1L:CCP1CON $<5: 4>$. The following equation is used to calculate the PWM duty cycle in time:

## PWM duty cycle $=($ CCPR1L:CCP1CON<5:4> $) \cdot$ Tose • (TMR2 prescale value)

CCPR1L and CCP1CON < $5: 4>$ can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.
The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.
When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.
Maximum PWM resolution (bits) for a given PWM frequency:

$$
=\frac{\log \left(\frac{\text { FOSC }}{\text { FPWM }}\right)}{\log (2)} \text { bits }
$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

## EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 31.25 kHz , Fosc $=8 \mathrm{MHz}$ TMR2 prescale $=1$

$$
\begin{array}{ll}
1 / 31.25 \mathrm{kHz} & =[(\mathrm{PR} 2)+1] \cdot 4 \cdot 1 / 8 \mathrm{MHz} \cdot 1 \\
32 \mu \mathrm{~s} & =[(\mathrm{PR} 2)+1] \cdot 4 \cdot 125 \mathrm{~ns} \cdot 1 \\
\text { PR2 } & =63
\end{array}
$$

Find the maximum resolution of the duty cycle that can be used with a 31.25 kHz frequency and 8 MHz oscillator:

| $1 / 31.25 \mathrm{kHz}$ | $=2^{\text {PWM ReSolution }} \cdot 1 / 8 \mathrm{MHz} \cdot 1$ |
| :--- | :--- |
| $32 \mu \mathrm{~s}$ | $=2^{\text {PWM RESOLUTION }} \cdot 125 \mathrm{~ns} \cdot 1$ |
| 256 | $=2^{\text {PWM RESOLUTION }}$ |
| $\log (256)$ | $=($ PWM Resolution $) \cdot \log (2)$ |
| 8.0 | $=$ PWM Resolution |

At most, an 8-bit resolution duty cycle can be obtained from a 31.25 kHz frequency and a 8 MHz oscillator, i.e., $0 \leq$ CCPR1L:CCP1CON $<5: 4>\leq 255$. Any value greater than 255 will result in a $100 \%$ duty cycle.
In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.
Table 10-2 lists example PWM frequencies and resolutions for Fosc $=8 \mathrm{MHz}$. TMR2 prescaler and PR2 values are also shown.

### 10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
5. Configure the CCP module for PWM operation.

TABLE 10-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 8 MHz

| PWM Frequency | $\mathbf{4 8 8} \mathbf{~ H z}$ | $\mathbf{1 . 9 5} \mathbf{~ k H z}$ | $\mathbf{7 . 8 1} \mathbf{~ k H z}$ | $\mathbf{3 1 . 2 5} \mathbf{~ k H z}$ | $\mathbf{6 2 . 5} \mathbf{~ k H z}$ | $\mathbf{2 5 0} \mathbf{~ k H z}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Timer Prescaler (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | $0 \times F F$ | $0 \times F F$ | $0 \times F F$ | $0 \times 3 F$ | $0 \times 1 \mathrm{~F}$ | $0 \times 07$ |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 5 |

## TABLE 10-3: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| OCh | PIR1 | LCDIF | ADIF ${ }^{(1)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | 00-- 0000 | 00-- 0000 |
| 8Ch | PIE1 | LCDIE | ADIE ${ }^{(1)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000 | 00-- 0000 |
| 87h | TRISC | - | - | PORTC Data Direction Control Register |  |  |  |  |  | --11 1111 | --11 1111 |
| 0Eh | TMR1L | Holding register for the Least Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| OFh | TMR1H | Holding register for the Most Significant Byte of the 16-bit TMR1 register |  |  |  |  |  |  |  | xxxx xxxx | uuuu umur |
| 10h | T1CON | - | - | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | --00 0000 | --uu uuuu |
| 15h | CCPR1L | Capture/Compare/PWM1 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | uauu uuuu |
| 16h | CCPR1H | Capture/Compare/PWM1 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uuuu |
| 17h | CCP1CON | - | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |

Legend: $\quad \mathrm{x}=$ unknown, $\mathrm{u}=$ unchanged, $-=$ unimplemented locations read as ' 0 '. Shaded cells are not used in these modes.
Note 1: Bits ADIE and ADIF reserved on the PIC16C923, always maintain these bits clear.
TABLE 10-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 0Bh, 8Bh, } \\ & \text { 10Bh, 18Bh } \end{aligned}$ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| OCh | PIR1 | LCDIF | ADIF ${ }^{(1)}$ | - | - | SSPIF | CCP1IF | TMR2IF | TMR1IF | 00-- 0000 | 00-- 0000 |
| 8Ch | PIE1 | LCDIE | ADIE ${ }^{(1)}$ | - | - | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00-- 0000 | 00-- 0000 |
| 87h | TRISC | - | - | PORTC Data Direction Control Register |  |  |  |  |  | --11 1111 | --11 1111 |
| 11h | TMR2 | Timer2 module's register |  |  |  |  |  |  |  | 00000000 | 00000000 |
| 92h | PR2 | Timer2 module's Period register |  |  |  |  |  |  |  | 11111111 | 11111111 |
| 12h | T2CON | - | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPSO | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000 | -000 0000 |
| 15h | CCPR1L | Capture/Compare/PWM1 (LSB) |  |  |  |  |  |  |  | xxxx xxxx | unuu uauu |
| 16h | CCPR1H | Capture/Compare/PWM1 (MSB) |  |  |  |  |  |  |  | xxxx xxxx | uuuu uauu |
| 17h | CCP1CON | - | - | CCP1X | CCP1Y | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | --00 0000 | --00 0000 |

$\begin{array}{ll}\text { Legend: } & \quad x=u n k n o w n, ~ u \\ \text { Note } & \text { unchanged, }-=\text { unimplemented locations read as ' } 0 \text { '. Shaded cells are not used in this mode. } \\ \text { Bits ADIE and ADIF reserved on the PIC16C923, always maintain these bits clear. }\end{array}$
Note 1: Bits ADIE and ADIF reserved on the PIC16C923, always maintain these bits clear.

## PIC16C9XX

NOTES:

### 11.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, dis-
play drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit ( $\left.{ }^{2} \mathrm{C}\right)$

Refer to Application Note AN578, "Use of the SSP Module in the $I^{2}$ C Multi-Master Environment."

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 \& R/W-0 \& R-0 \& R-0 \& R-0 \& R-0 \& R-0 \& R-0 \& \\
\hline SMP \& CKE \& D/A \& P \& S \& \(\mathrm{R} / \overline{\mathrm{W}}\) \& UA \& BF \& \multirow[t]{2}{*}{\[
\begin{aligned}
\& \mathrm{R}=\text { Readable bit } \\
\& \mathrm{W}=\text { Writable bit } \\
\& \mathrm{U}=\text { Unimplemented bit, } \\
\& \quad \text { read as ' } 0 \text { ' } \\
\& -\mathrm{n}=\text { Value at POR reset }
\end{aligned}
\]} \\
\hline bit7 \& \& \& \& \& \& \& bit0 \& \\
\hline bit 7: \& \[
\begin{aligned}
\& \text { SMP: } \\
\& \text { SPI M } \\
\& \hline 1=\ln \\
\& 0=\ln \\
\& \text { SPI SI }
\end{aligned}
\] \& \begin{tabular}{l}
I data \\
er Mo \\
data \\
data \\
Mod \\
st be
\end{tabular} \& \begin{tabular}{l}
t sam \\
pled \\
led \\
ed w
\end{tabular} \&  \& \begin{tabular}{l}
put tim output \\
in slav
\end{tabular} \& \& \& \\
\hline bit 6: \& \begin{tabular}{l} 
CKE: \\
CKP \(=0\) \\
\hline \(1=\mathrm{Da}\) \\
\(0=\mathrm{D}\) \\
CKP \(=1\) \\
\hline \(1=\mathrm{Da}\) \\
\(0=\mathrm{D}\)
\end{tabular} \& Clock
transm
transm
transm
transm \& ge S
d on
d on
d on
d on \& Figu
edg
edg

edg

edge \& | , Figu |
| :--- |
| K K |
| CK |
| K | \& 6 , an \& ure 11-7) \& <br>

\hline bit 5: \& \multicolumn{8}{|l|}{| D//̄: Data//Address bit ( ${ }^{2} \mathrm{C}$ mode only) |
| :--- |
| 1 = Indicates that the last byte received or transmitted was data |
| $0=$ Indicates that the last byte received or transmitted was address |} <br>


\hline bit 4: \& \multicolumn{8}{|l|}{| $\mathbf{P}$ : Stop bit ( $I^{2} \mathrm{C}$ mode only. This bit is cleared when the SSP module is disabled, or when the Start bit was detected last) |
| :--- |
| 1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET) |
| $0=$ Stop bit was not detected last |} <br>

\hline bit 3: \& \multicolumn{8}{|l|}{```
S: Start bit (I}\mp@subsup{}{}{2}\textrm{C}\mathrm{ mode only. This bit is cleared when the SSP module is disabled, or when the Stop bit was
detected last)
1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)
0=Start bit was not detected last

```} \\
\hline bit 2: & \multicolumn{8}{|l|}{\begin{tabular}{l}
R/W: Read/Write bit information ( \(1^{2} \mathrm{C}\) mode only) \\
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or ACK bit.
\[
\begin{aligned}
& 1=\text { Read } \\
& 0=\text { Write }
\end{aligned}
\]
\end{tabular}} \\
\hline bit 1: & \multicolumn{8}{|l|}{\begin{tabular}{l}
UA: Update Address (10-bit I \({ }^{2}\) C mode only) \\
1 = Indicates that the user needs to update the address in the SSPADD register \\
\(0=\) Address does not need to be updated
\end{tabular}} \\
\hline bit 0 : & \multicolumn{8}{|l|}{\begin{tabular}{l}
Receive (SPI and \({ }^{2} \mathrm{C}\) modes) \\
1 = Receive complete, SSPBUF is full \\
0 = Receive not complete, SSPBUF is empty
\end{tabular}} \\
\hline & \multicolumn{8}{|l|}{1 = Transmit in progress, SSPBUF is full \(0=\) Transmit complete, SSPBUF is empty} \\
\hline
\end{tabular}

FIGURE 11-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \\
\hline WCOL & SSPOV & SSPEN & CKP & SSPM3 & SSPM2 & SSPM1 & SSPM0 & \multirow[t]{2}{*}{\begin{tabular}{l}
\(R=\) Readable bit \\
\(\mathrm{W}=\) Writable bit \\
\(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR reset
\end{tabular}} \\
\hline bit7 & & & & & & & bi & \\
\hline bit 7: & \multicolumn{8}{|l|}{wCOL: Write Collision Detect bit \(1=\) The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
\[
0=\text { No collision }
\]} \\
\hline bit 6: & \begin{tabular}{l}
SSPOV: R \\
In SPI mo \\
1 = A new the data in if only tran new recep \(0=\mathrm{No}\) ov \\
In \(\underline{l}^{2} \underline{C}\) mod 1 = A byte in transmit 0 = No ov
\end{tabular} & \begin{tabular}{l}
ceive Ove \\
e \\
byte is rece SSPSR is \\
mitting data ion (and tra flow \\
is received mode. SS \\
flow
\end{tabular} & \begin{tabular}{l}
rflow Ind \\
ved whil lost. Ove \\
ta, to avo ansmissi \\
while the POV mus
\end{tabular} & \begin{tabular}{l}
cator bit \\
the SSPB flow can o id setting n) is initia be cleared
\end{tabular} & \begin{tabular}{l}
UF registe nly occur overflow. ted by writin \\
egister is d in softw
\end{tabular} & \begin{tabular}{l}
r is still ho in slave mod master m ing to the \\
till holding re in either
\end{tabular} & \begin{tabular}{l}
ding the \(p\) de. The us mode the ov SSPBUF r \\
the previo r mode.
\end{tabular} & \begin{tabular}{l}
vious data. In case of overflow, r must read the SSPBUF, even erflow bit is not set since each gister. \\
s byte. SSPOV is a "don't care"
\end{tabular} \\
\hline bit 5: & \begin{tabular}{l}
SSPEN: S \\
In SPI mo \\
1 = Enable \\
\(0=\) Disabl \\
In \(\mathrm{I}^{2} \mathrm{C}\) mod \\
1 = Enable \\
\(0=\) Disabl \\
In both mod
\end{tabular} & \begin{tabular}{l}
nchronou \\
e \\
serial p s serial p \\
the seria s serial po des, when
\end{tabular} & \begin{tabular}{l}
Serial \\
t and co rt and co \\
port and rt and co enabled,
\end{tabular} & \begin{tabular}{l}
ort Enable \\
figures S nfigures th \\
configure nfigures th these pins
\end{tabular} & \begin{tabular}{l}
bit \\
CK, SDO, ese pins \\
s the SDA ese pins must be
\end{tabular} &  &  & \begin{tabular}{l}
pins \\
al port pins input or output.
\end{tabular} \\
\hline bit 4: & \begin{tabular}{l} 
CKP: Clock \\
In SPI mo \\
\hline \(1=\) Idle st \\
\(0=\) Idle st \\
In \({ }^{2}-\frac{\text { C mode }}{}\) \\
\hline SCK relea \\
\(1=\) Enable \\
\(0=\) Holds
\end{tabular} & Polarity & elect bit
is a high
is a low
lock stre & \begin{tabular}{l}
level level \\
ch) (Used
\end{tabular} & to ensure & data setup & time) & \\
\hline bit 3-0: & \multicolumn{8}{|l|}{\begin{tabular}{l}
SSPM3:SSPM0: Synchronous Serial Port Mode Select bits \\
0000 = SPI master mode, clock \(=\) Fosc/4 \\
0001 = SPI master mode, clock \(=\) Fosc/16 \\
\(0010=\) SPI master mode, clock \(=\) Fosc/64 \\
0011 = SPI master mode, clock = TMR2 output/2 \\
\(0100=\) SPI slave mode, clock \(=\) SCK pin. \(\overline{\text { SS }}\) pin control enabled. \\
0101 = SPI slave mode, clock = SCK pin. \(\overline{\text { SS }}\) pin control disabled. \(\overline{\text { SS }}\) can be used as I/O pin \\
\(0110=I^{2} \mathrm{C}\) slave mode, 7 -bit address \\
\(0111=I^{2} \mathrm{C}\) slave mode, 10 -bit address \\
\(1011=1^{2} \mathrm{C}\) Firmware controlled master mode (slave idle) \\
\(1110=I^{2} \mathrm{C}\) slave mode, 7 -bit address with start and stop bit interrupts enabled \\
\(1111=I^{2} \mathrm{C}\) slave mode, 10 -bit address with start and stop bit interrupts enabled
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{11.1 SPI Mode}

The SPI mode allows 8 -bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:
- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI
- Serial Clock (SCK) RC3/SCK

Additionally a fourth pin may be used when in a slave mode of operation:
- Slave Select ( \(\overline{\mathrm{SS}}\) ) RA5/AN4/ \(\overline{\mathrm{SS}}\) (the AN4 function is implemented on the PIC16C924 only)
When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:
- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 -bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT \(<0>\) ) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

\section*{EXAMPLE 11-1: LOADING THE SSPBUF (SSPSR) REGISTER}
\begin{tabular}{lll} 
BCF & STATUS, RP1 & ; Select Bank1 \\
BSF & STATUS, RP0 & ; \\
LOOP BTFSS SSPSTAT, BF & ; Has data been \\
& & ; received \\
& ; (transmit \\
& & ; complete)? \\
GOTO LOOP & No \\
BCF & STATUS, RP0 & ;Select Bank0 \\
MOVF SSPBUF, W & ; W reg = contents \\
& ; of SSPBUF
\end{tabular}

The block diagram of the SSP module, when in SPI mode (Figure 11-3), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

\section*{FIGURE 11-3: SSP BLOCK DIAGRAM} (SPI MODE)


To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and \(\overline{S S}\) pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:
- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC \(<3>\) set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and \(\overline{S S}\) could be used as general purpose outputs by clearing their corresponding TRIS register bits.
Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:
- Master sends data - Slave sends dummy data
- Master sends data - Slave sends data
- Master sends dummy data - Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the firmware protocol.
In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.
In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.
The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5, Figure 11-6, and Figure 11-7 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:
- Fosc/4 (or Tcy)
- Fosc/16 (or \(4 \cdot\) Tcy)
- Fosc/64 (or 16 • Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 8 MHz ) of 2 MHz . When in slave mode the external clock must meet the minimum high and low times.
In sleep mode, the slave can transmit and receive data and wake the device from sleep.

FIGURE 11-4: SPI MASTER/SLAVE CONNECTION


The \(\overline{\mathrm{SS}}\) pin allows a synchronous slave mode. The SPI must be in slave mode (SSPCON \(<3: 0>=04 \mathrm{~h}\) ) and the TRISA<5> bit must be set for the synchronous slave mode to be enabled. When the \(\overline{S S}\) pin is low, transmission and reception are enabled and the SDO pin is driven. When the \(\overline{\mathrm{SS}}\) pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.

Note: When the SPI is in Slave Mode with SS pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the \(\overline{\mathrm{SS}}\) pin is set to VDD.
Note: If the SPI is used in Slave Mode with CKE = '1', then the SS pin control must be enabled.
To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 11-5: SPI MODE TIMING, MASTER MODE


FIGURE 11-6: SPI MODE TIMING (SLAVE MODE WITH CKE = 0)


FIGURE 11-7: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)


TABLE 11-1: REGISTERS ASSOCIATED WITH SPI OPERATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 & Value on Power-on Reset & Value on all other resets \\
\hline 0Bh, 8Bh, 10Bh, 18Bh & INTCON & GIE & PEIE & TOIE & INTE & RBIE & TOIF & INTF & RBIF & 0000 000x & 0000 000u \\
\hline OCh & PIR1 & LCDIF & ADIF \({ }^{(1)}\) & - & - & SSPIF & CCP1IF & TMR2IF & TMR1IF & 00-- 0000 & 00-- 0000 \\
\hline 8Ch & PIE1 & LCDIE & ADIE \({ }^{(1)}\) & - & - & SSPIE & CCP1IE & TMR2IE & TMR1IE & 00-- 0000 & 00-- 0000 \\
\hline 13h & SSPBUF & \multicolumn{8}{|l|}{Synchronous Serial Port Receive Buffer/Transmit Register} & xxxx xxxx & uauu uauu \\
\hline 14h & SSPCON & WCOL & SSPOV & SSPEN & CKP & SSPM3 & SSPM2 & SSPM1 & SSPM0 & 00000000 & 00000000 \\
\hline 85h & TRISA & - & - & \multicolumn{6}{|l|}{PORTA Data Direction Control Register} & --11 1111 & --11 1111 \\
\hline 87h & TRISC & - & - & \multicolumn{6}{|l|}{PORTC Data Direction Control Register} & --11 1111 & --11 1111 \\
\hline 94h & SSPSTAT & SMP & CKE & D/A & P & S & R/W & UA & BF & 00000000 & 00000000 \\
\hline
\end{tabular}

Note 1: Bits ADIE and ADIF are reserved on the PIC16C923, always maintain these bits clear.

\section*{\(11.2 \quad \underline{\underline{l}}_{\underline{2} \mathbf{C}^{\text {TM }}}\) Overview}

This section provides an overview of the Inter-Integrated Circuit ( \({ }^{2} \mathrm{C}\) ) bus, with Section 11.3 discussing the operation of the SSP module in \(I^{2} \mathrm{C}\) mode.
The \(I^{2} \mathrm{C}\) bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. An enhanced specification, or fast mode is not supported. This device will communicate with fast mode devices if attached to the same bus.
The \(I^{2} \mathrm{C}\) interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, except general call support, while portions of the master protocol need to be addressed in the PIC16CXXX software. Table 11-2 defines some of the \(\mathrm{I}^{2} \mathrm{C}\) bus terminology. For additional information on the \(I^{2} \mathrm{C}\) interface specification, refer to the Philips document "The \(I^{2} C\) bus and how to use it."\#939839340011, which can be obtained from the Philips Corporation.
In the \(I^{2} \mathrm{C}\) interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of as operating in either of these two relations:
- Master-transmitter and Slave-receiver
- Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the \(I^{2} \mathrm{C}\) bus is limited only by the maximum bus loading specification of 400 pF .

\subsection*{11.2.1 INITIATING AND TERMINATING DATA TRANSFER}

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. Figure 11-8 shows the START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE 11-8: START AND STOP CONDITIONS


\section*{TABLE 11-2: \({ }^{2} \mathrm{C}\) BUS TERMINOLOGY}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Term } & \multicolumn{1}{c|}{ Description } \\
\hline \hline Transmitter & The device that sends the data to the bus. \\
\hline Receiver & The device that receives the data from the bus. \\
\hline Master & The device which initiates the transfer, generates the clock and terminates the transfer. \\
\hline Slave & The device addressed by a master. \\
\hline Multi-master & \begin{tabular}{l} 
More than one master device in a system. These masters can attempt to control the bus at the \\
same time without corrupting the message.
\end{tabular} \\
\hline Arbitration & \begin{tabular}{l} 
Procedure that ensures that only one of the master devices will control the bus. This ensure that \\
the transfer data does not get corrupted.
\end{tabular} \\
\hline Synchronization & Procedure where the clock signals of two or more devices are synchronized. \\
\hline
\end{tabular}

\subsection*{11.2.2 ADDRESSING I \({ }^{2} \mathrm{C}\) DEVICES}

There are two address formats. The simplest is the 7 -bit address format with a R/W bit (Figure 11-9). The more complex is the 10-bit address with a \(R / \bar{W}\) bit (Figure 11-10). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.

FIGURE 11-9: 7-BIT ADDRESS FORMAT


FIGURE 11-10: \(\mathrm{I}^{2} \mathrm{C}\) 10-BIT ADDRESS FORMAT


\subsection*{11.2.3 TRANSFER ACKNOWLEDGE}

All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit ( \(\overline{\mathrm{ACK}}\) ) (Figure 11-11). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure 11-8).

FIGURE 11-11: SLAVE-RECEIVER ACKNOWLEDGE

If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.
If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure 11-12. The slave will inherently stretch the clock, when it is a transmitter, but will not when it is a receiver. The slave will have to clear the SSPCON \(<4>\) bit to enable clock stretching when it is a receiver.

FIGURE 11-12: DATA TRANSFER WAIT STATE


Figure 11-13 and Figure 11-14 show Master-transmitter and Master-receiver data transfer sequences.
When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition ( Sr ) must be generated. This condition is identical to the start condition (SDA goes high-to-low while SCL
is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-15.

FIGURE 11-13: MASTER-TRANSMITTER SEQUENCE

For 7-bit address:

( n bytes - acknowledge)
A master transmitter addresses a slave receiver with a 7 -bit address. The transfer direction is not changed.


From master to slave
From slave to master
\(A=\) acknowledge (SDA low)
\(\bar{A}=\) not acknowledge (SDA high)
\(\mathrm{S}=\) Start Condition
\(\mathrm{P}=\) Stop Condition

For 10-bit address:


A master transmitter addresses a slave receiver with a 10-bit address.

\section*{FIGURE 11-14: MASTER-RECEIVER SEQUENCE}


A master reads a slave immediately after the first byte.
\begin{tabular}{ll} 
& \begin{tabular}{l}
\(A=\) acknowledge (SDA low) \\
\(\square\)
\end{tabular} From master to slave \\
\(\bar{A}=\) not acknowledge (SDA high) \\
\(S=\) Start Condition
\end{tabular}

FIGURE 11-15: COMBINED FORMAT


Transfer direction of data and acknowledgment bits depends on \(R / \bar{W}\) bits.
Combined format:


Combined format - A master addresses a slave with a 10-bit address, then transmits data to this slave and reads data from this slave.

A = acknowledge (SDA low)
\(\overline{\mathrm{A}}=\) not acknowledge (SDA high)
S = Start Condition
P = Stop Condition

\subsection*{11.2.4 MULTI-MASTER}

The \(I^{2} \mathrm{C}\) protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

\subsection*{11.2.4.1 ARBITRATION}

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-16), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-16: MULTI-MASTER ARBITRATION (TWO MASTERS)


Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning mas-ter-transmitter may be addressing it.
Arbitration is not allowed between:
- A repeated START condition
- A STOP condition and a data bit
- A repeated START condition and a STOP condition
Care needs to be taken to ensure that these conditions do not occur.

\subsection*{11.2.4.2 Clock Synchronization}

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-17.

FIGURE 11-17: CLOCK SYNCHRONIZATION


\subsection*{11.3 SSP I \({ }^{2} \mathrm{C}\) Operation}

The SSP module in \(I^{2} \mathrm{C}\) mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7 -bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

FIGURE 11-18: SSP BLOCK DIAGRAM ( \({ }^{2} \mathrm{C}\) MODE)


The SSP module has five registers for \(I^{2} \mathrm{C}\) operation. These are the:
- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) - Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the \(I^{2} \mathrm{C}\) operation. Four mode selection bits (SSPCON<3:0>) allow one of the following \(I^{2} \mathrm{C}\) modes to be selected:
- \(I^{2} \mathrm{C}\) Slave mode (7-bit address)
- \(\mathrm{I}^{2} \mathrm{C}\) Slave mode (10-bit address)
- \(I^{2} \mathrm{C}\) Slave mode (7-bit address), with start and stop bit interrupts enabled
- \(\mathrm{I}^{2} \mathrm{C}\) Slave mode ( 10 -bit address), with start and stop bit interrupts enabled
- \(\mathrm{I}^{2} \mathrm{C}\) Firmware controlled Master Mode, slave is idle
Selection of any \(I^{2} \mathrm{C}\) mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.
The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10 -bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.
The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.
The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

\subsection*{11.3.1 SLAVE MODE}

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).
When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( \(\overline{\mathrm{ACK}}\) ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.
There are certain conditions that will cause the SSP module not to give this \(\overline{\mathrm{ACK}}\) pulse. These are if either (or both):
a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.
In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-3 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.
The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the \(I^{2} \mathrm{C}\) specification as well as the requirement of the SSP module is shown in timing parameter \#100 and parameter \#101.

\subsection*{11.3.1.1 ADDRESSING}

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR \(<7: 1>\) is compared to the value of the SSPADD register. The
address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:
a) The SSPSR register value is loaded into the SSPBUF register.
b) The buffer full bit, BF is set.
c) An \(\overline{\mathrm{ACK}}\) pulse is generated.
d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.
In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-10). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:
1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
5. Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
7. Receive repeated START condition.
8. Receive first (high) byte of Address (bits SSPIF and BF are set).
9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

\section*{TABLE 11-3: DATA TRANSFER RECEIVED BYTE ACTIONS}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
Status Bits as Data \\
Transfer is Received
\end{tabular}} & & & \begin{tabular}{c} 
Set bit SSPIF
\end{tabular} \\
\cline { 1 - 2 } BF & SSPOV & SSPSR \(\rightarrow\) SSPBUF & \begin{tabular}{c} 
Generate \(\overline{\text { ACK }}\) \\
Pulse
\end{tabular} & \begin{tabular}{c} 
(SSP Interrupt occurs \\
if enabled)
\end{tabular} \\
\hline \hline 0 & 0 & Yes & Yes & Yes \\
\hline 1 & 0 & No & No & Yes \\
\hline 1 & 1 & No & No & Yes \\
\hline 0 & 1 & No & No & Yes \\
\hline
\end{tabular}

\subsection*{11.3.1.2 RECEPTION}

When the \(\mathrm{R} / \overline{\mathrm{W}}\) bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.
When the address byte overflow condition exists, then no acknowledge ( \(\overline{\mathrm{ACK}}\) ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 11-19: \({ }^{2}\) ² WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)


\section*{PIC16C9XX}

\subsection*{11.3.1.3 TRANSMISSION}

When the \(R / \bar{W}\) bit of the incoming address byte is set and an address match occurs, the \(R / W\) bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \(\overline{A C K}\) pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON \(<4>\) ). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-20).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.
As a slave-transmitter, the \(\overline{\text { ACK }}\) pulse from the mas-ter-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 11-20: \(\mathrm{I}^{2} \mathrm{C}\) WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)


\subsection*{11.3.2 MASTER MODE}

Master mode of operation is supported, in firmware, using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP and START bits will toggle based on the start and stop conditions. Control of the \(\mathrm{I}^{2} \mathrm{C}\) bus may be taken when the P bit is set, or the bus is idle with both the \(S\) and \(P\) bits clear.

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC \(<4: 3>\) bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a ' 1 ' data bit must have the TRISC \(<4>\) bit set (input) and a '0' data bit must have the TRISC \(<4>\) bit cleared (output). The same scenario is true for the SCL line with the TRISC \(<3>\) bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):
- START condition
- STOP condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

\subsection*{11.3.3 MULTI-MASTER MODE}

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP and START bits will toggle based on the start and stop conditions. Control of the \(I^{2} \mathrm{C}\) bus may be taken when bit P (SSPSTAT \(<4>\) ) is set, or the bus is idle with both the \(S\) and \(P\) bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.
In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, they are:
- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 11-4: REGISTERS ASSOCIATED WITH I \({ }^{2} \mathrm{C}\) OPERATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 & Value on Power-on Reset & Value on all other resets \\
\hline 0Bh, 8Bh, 10Bh, 18Bh & INTCON & GIE & PEIE & TOIE & INTE & RBIE & TOIF & INTF & RBIF & 0000 000x & 0000 000u \\
\hline OCh & PIR1 & LCDIF & ADIF \({ }^{(1)}\) & - & - & SSPIF & CCP1IF & TMR2IF & TMR1IF & 00-- 0000 & 00-- 0000 \\
\hline 8Ch & PIE1 & LCDIE & ADIE \({ }^{(1)}\) & - & - & SSPIE & CCP1IE & TMR2IE & TMR1IE & 00-- 0000 & 00-- 0000 \\
\hline 13h & SSPBUF & \multicolumn{8}{|l|}{Synchronous Serial Port Receive Buffer/Transmit Register} & xxxx xxxx & uuuu uuuu \\
\hline 93h & SSPADD & \multicolumn{8}{|l|}{Synchronous Serial Port ( \(1^{2} \mathrm{C}\) mode) Address Register} & 00000000 & 00000000 \\
\hline 14h & SSPCON & WCOL & SSPOV & SSPEN & CKP & SSPM3 & SSPM2 & SSPM1 & SSPM0 & 00000000 & 00000000 \\
\hline 94h & SSPSTAT & SMP & CKE & D/A & P & S & \(\mathrm{R} / \overline{\mathrm{W}}\) & UA & BF & 00000000 & 00000000 \\
\hline 87h & TRISC & - & - & \multicolumn{6}{|l|}{PORTC Data Direction Control Register} & --11 1111 & --11 1111 \\
\hline
\end{tabular}

Legend: \(\quad \mathrm{x}=\) unknown, \(\mathrm{u}=\) unchanged, \(-=\) unimplemented read as ' 0 '. Shaded cells are not used by SSP in \(\mathrm{I}^{2} \mathrm{C}\) mode.
Note 1: Bits ADIE and ADIF are reserved on the PIC16C923, always maintain these bits clear.

FIGURE 11-21: OPERATION OF THE I²C MODULE IN IDLE_MODE, RCV_MODE OR XMIT_MODE
\begin{tabular}{|c|}
\hline \begin{tabular}{l}
IDLE_MODE (7-bit): \\
if (Addr_match)
```

{ Set interrupt;
if (R/\overline{W}=1) { Send }\overline{ACK}=0
set XMIT_MODE;
}
else if (R/W =0) set RCV_MODE;
}

```
\end{tabular} \\
\hline  \\
\hline ```
XMIT_MODE:
While ((SSPBUF = Empty) AND (CKP=0)) Hold SCL Low;
Send byte;
Set interrupt;
if \((\overline{\text { ACK Received }}=1) \quad\{\quad\) End of transmission;
    Go back to IDLE_MODE;
    \}
else if ( \(\overline{\text { ACK }}\) Received \(=0\) ) Go back to XMIT_MODE;
``` \\
\hline ```
IDLE_MODE (10-Bit):
If (High_byte_addr_match AND (R/\overline{W}=0))
    { PRIOR_ADDR_MATCH = FALSE;
        Set interrupt;
        if ((SSPBUF = Full) OR ((SSPOV = 1))
                            { Set SSPOV;
                                Do not acknowledge;
            }
        else { Set UA = 1;
            Send \overline{ACK}=0;
            While (SSPADD not updated) Hold SCL low;
            Clear UA = 0;
            Receive Low_addr_byte;
            Set interrupt;
            Set UA = 1;
            If (Low_byte_addr_match)
                { PRIOR_ADDR_MATCH = TRUE;
                    Send \overline{ACK}=0;
                    while (SSPADD not updated) Hold SCL low;
                    Clear UA = 0;
                    Set RCV_MODE;
                        }
        }
    }
else if (High_byte_addr_match AND (R/\overline{W}=1)
    { if (PRIOR_ADDR_MATCH)
        { send \overline{ACK}=0;
                                set XMIT_MODE;
        }
    else PRIOR_ADDR_MATCH = FALSE;
    }
``` \\
\hline
\end{tabular}

\subsection*{12.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE}

\section*{This section applies to the PIC16C924 only.}

The analog-to-digital (A/D) converter module has five inputs.
The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's AvDD pin or the voltage level on the RA3/AN3/Vref pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode.
To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:
- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Figure 12-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 12-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

FIGURE 12-1: ADCONO REGISTER (ADDRESS 1Fh)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \\
\hline ADCS1 & ADCS0 & CHS2 & CHS1 & CHSO & GO/DONE & - & ADON & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{R}=\text { Readable bit } \\
& \mathrm{W}=\text { Writable bit } \\
& \mathrm{U}=\text { Unimplemented bit, } \\
& \quad \text { read as '0' } \\
& -\mathrm{n}=\text { Value at POR reset }
\end{aligned}
\]} \\
\hline bit7 & & & & & & & bit0 & \\
\hline bit 7-6: & \multicolumn{8}{|l|}{ADCS1:ADCS0: A/D Conversion Clock Select bits
\[
\begin{aligned}
& 00=\mathrm{FOSC} / 2 \\
& 01=\mathrm{FOSC} / 8 \\
& 10=\mathrm{FOSC} / 32 \\
& 11=\mathrm{FRC} \text { (clock derived from an RC oscillation) }
\end{aligned}
\]} \\
\hline bit 5-3: & \multicolumn{8}{|l|}{\begin{tabular}{l}
CHS2:CHSO: Analog Channel Select bits \(000=\) channel 0, (RAO/ANO) \(001=\) channel 1, (RA1/AN1) \(010=\) channel 2, (RA2/AN2) \\
011 = channel 3, (RA3/AN3) \\
\(100=\) channel 4, (RA5/AN4)
\end{tabular}} \\
\hline bit 2 : & \multicolumn{8}{|l|}{\begin{tabular}{l}
\[
\text { If } A D O N=1
\] \\
\(1=A / D\) conversion in progress (setting this bit starts the \(A / D\) conversion) \\
\(0=A / D\) conversion not in progress (This bit is automatically cleared by hardware when the \(A / D\) conversion is complete)
\end{tabular}} \\
\hline \begin{tabular}{l}
bit 1: \\
bit 0 :
\end{tabular} & \multicolumn{8}{|l|}{\begin{tabular}{l}
ADON: A/D On bit \\
\(1=A / D\) converter module is operating \\
\(0=A / D\) converter module is shutoff and consumes no operating current
\end{tabular}} \\
\hline
\end{tabular}

FIGURE 12-2: ADCON1 REGISTER (ADDRESS 9Fh)


The ADRES register contains the result of the A/D conversion. When the \(A / D\) conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCONO<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 12-3.
After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 12.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:
1. Configure the \(A / D\) module:
- Configure analog pins / voltage reference / and digital I/O (ADCON1)
- Select A/D input channel (ADCONO)
- Select A/D conversion clock (ADCONO)
- Turn on A/D module (ADCONO)
2. Configure \(A / D\) interrupt (if desired):
- Clear ADIF bit
- Set ADIE bit
- Set GIE bit
3. Wait the required acquisition time.
4. Start conversion:
- Set GO/DONE bit (ADCONO)
5. Wait for \(A / D\) conversion to complete, by either:
- Polling for the GO/DONE bit to be cleared

OR
- Waiting for the \(A / D\) interrupt
6. Read A/D Result register (ADRES), clear bit ADIF if required.
7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 12-3: A/D BLOCK DIAGRAM


\section*{PIC16C9XX}

\subsection*{12.1 A/D Acquisition Requirements}

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 12-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD), (Figure 12-4). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is \(10 \mathrm{k} \Omega\). After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 12-1 may be used. This equation calculates the acquisition time to within 1/2 LSb error (512 steps for the \(A / D\) ). The \(1 / 2 \mathrm{LSb}\) error is the maximum error allowed for the A/D to meet its specified accuracy.

\section*{EQUATION 12-1: A/D MINIMUM CHARGING TIME}

Vhold \(=(\) VREF \(-(\) VREF/512 \()) \cdot\left(1-e^{(-T S / C H O L D(R I C ~}+\right.\) Rss + Rs \(\left.\left.)\right) ~\right)\)
Given: Vhold = (VreF/512), for 1/2 LSb resolution
The above equation reduces to:
\(\mathrm{Tc}=-(51.2 \mathrm{pF})(1 \mathrm{k} \Omega-\mathrm{Rss}+\mathrm{Rs}) \ln (1 / 511)\)
Example 12-1 shows the calculation of the minimum required acquisition time (TACQ). This calculation is based on the following system assumptions.
CHOLD \(=51.2 \mathrm{pF}\)
\(\mathrm{Rs}=10 \mathrm{k} \Omega\)
\(1 / 2\) LSb error
\(\mathrm{V} D \mathrm{~V}=5 \mathrm{~V} \rightarrow \mathrm{Rss}=7 \mathrm{k} \Omega\)
Temp (system max.) \(=50^{\circ} \mathrm{C}\)
VHOLD = 0 @ t=0

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

Note 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

Note 3: The maximum recommended impedance for analog sources is \(10 \mathrm{k} \Omega\). This is required to meet the pin leakage specification.

Note 4: After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

\section*{EXAMPLE 12-1: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME}

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

TACQ \(=5 \mu \mathrm{~s}+\mathrm{Tc}+\left[\left(\right.\right.\) Temp \(\left.\left.-25^{\circ} \mathrm{C}\right)\left(0.05 \mu \mathrm{~s} /{ }^{\circ} \mathrm{C}\right)\right]\)
TC \(=\quad-\) Chold (RIC + Rss + Rs \() \ln (1 / 511)\)
\(-51.2 \mathrm{pF}(1 \mathrm{k} \Omega+7 \mathrm{k} \Omega+10 \mathrm{k} \Omega) \ln (0.0020)\)
\(-51.2 \mathrm{pF}(18 \mathrm{k} \Omega) \ln (0.0020)\)
\(-0.921 \mu \mathrm{~s}(-6.2364)\)
\(5.747 \mu \mathrm{~s}\)
\(\mathrm{TACQ}=5 \mu \mathrm{~s}+5.747 \mu \mathrm{~s}+\left[\left(50^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\left(0.05 \mu \mathrm{~s} /{ }^{\circ} \mathrm{C}\right)\right]\)
\(10.747 \mu \mathrm{~s}+1.25 \mu \mathrm{~s}\)
\(11.997 \mu \mathrm{~s}\)

FIGURE 12-4: ANALOG INPUT MODEL


\subsection*{12.2 Selecting the \(A / D\) Conversion Clock}

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5 TAD per 8-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:
- 2Tosc
- 8Tosc
- 32Tosc
- Internal RC oscillator

For correct \(A / D\) conversions, the \(A / D\) conversion clock (TAD) must be selected to ensure a minimum TAD time of \(1.6 \mu \mathrm{~s}\).
Table 12-1 shows the resultant TAD times derived from the device operating frequencies and the \(A / D\) clock source selected.

\subsection*{12.3 Configuring Analog Port Pins}

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.
The A/D operation is independent of the state of the CHS2:CHSO bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog inputs will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
Note 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 12-1: TAD vs. DEVICE OPERATING FREQUENCIES
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{A/D Clock Source (Tad)} & \multicolumn{4}{|c|}{Device Frequency} \\
\hline Operation & ADCS1:ADCS0 & 8 MHz & 5 MHz & 1.25 MHz & 333.33 kHz \\
\hline 2Tosc & 00 & \(250 \mathrm{~ns}{ }^{(2)}\) & \(400 \mathrm{~ns}^{(2)}\) & \(1.6 \mu \mathrm{~s}\) & \(6 \mu \mathrm{~s}\) \\
\hline 8Tosc & 01 & \(1 \mu \mathrm{~s}\) & \(1.6 \mu \mathrm{~s}\) & \(6.4 \mu \mathrm{~s}\) & \(24 \mu \mathrm{~s}^{(3)}\) \\
\hline 32Tosc & 10 & \(4 \mu \mathrm{~s}\) & \(6.4 \mu \mathrm{~s}\) & 25.6 ¢ \({ }^{(3)}\) & \(96 \mu \mathrm{~s}^{(3)}\) \\
\hline RC & 11 & \(2-6 \mu \mathrm{~s}^{(1,4)}\) & \(2-6 \mu \mathrm{~s}^{(1,4)}\) & \(2-6 \mu \mathrm{~s}^{(1,4)}\) & \(2-6 \mu \mathrm{~s}^{(1)}\) \\
\hline
\end{tabular}

Legend: Shaded cells are outside of recommended range.
Note 1: The RC source has a typical TAD time of \(4 \mu \mathrm{~s}\).
2: These values violate the minimum required TAD time.
3: For faster conversion times, the selection of another clock source is recommended.
4: When derived frequency is greater than 1 MHz , the RC A/D conversion clock source is recommended for sleep mode only
5: For extended voltage devices (LC), please refer to the electrical specifications section.

\section*{PIC16C9XX}

\subsection*{12.4 A/D Conversions}

Example 12-2 show how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device Vdd. The A/D interrupt is enabled, and the A/D conversion clock is Frc. The conversion is performed on the RA0 pin (channel0).

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

\section*{EXAMPLE 12-2: DOING AN A/D CONVERSION}
```

BCF STATUS, RP1 ; Select Bank1
BSF STATUS, RP0 ;
CLRF ADCON1 ; Configure A/D inputs
BSF PIE1, ADIE ; Enable A/D interrupts
BCF STATUS, RP0 ; Select Bank0
MOVLW 0xC1 ; RC Clock, A/D is on, Channel 0 is selected
MOVWF ADCONO ;
BCF PIR1, ADIF ; Clear A/D interrupt flag bit
BSF INTCON, PEIE ; Enable peripheral interrupts
BSF INTCON, GIE ; Enable all interrupts
; Ensure that the required acquisition time for the selected input channel has elapsed.
; Then the conversion may be started.

| BSF | ADCONO, GO |
| ---: | :--- |
| $:$ | ; Start A/D Conversion |
| : The ADIF bit will be set and the GO/DONE bit |  |
|  |  |
|  | ; is cleared upon completion of the A/D Conversion. |

```
;

\subsection*{12.4.1 FASTER CONVERSION - LOWER RESOLUTION TRADE-OFF}

Not all applications require a result with 8-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the trade-off of conversion speed to resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the clock source of the A/D module may be switched so that the TAD time violates the minimum specified time (see the applicable electrical specification). Once the TAD time violates the minimum specified time, all the following \(A / D\) result bits are not valid (see A/D Conversion Timing in the Electrical Specifications section.) The clock sources may only be switched between the three oscillator versions (cannot be switched from/to RC). The equation to determine the time before the oscillator can be switched is as follows:

Conversion time \(=2\) TAD \(+\mathrm{N} \cdot \mathrm{TAD}+(8-\mathrm{N})(2 \mathrm{TOSC})\)
Where: \(\mathrm{N}=\) number of bits of resolution required.

Since the TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the \(A / D\) oscillator may be changed. Example 12-3 shows a comparison of time required for a conversion with 4-bits of resolution, versus the 8 -bit resolution conversion. The example is for devices operating at 8 MHz (The A/D clock is programmed for 32TOSC), and assumes that immediately after 6TAD, the A/D clock is programmed for 2Tosc.
The 2Tosc violates the minimum TAD time, therefore the last 4-bits will not be converted to correct values.

EXAMPLE 12-3: 4-BIT vs. 8-BIT CONVERSION TIMES
\begin{tabular}{|l|c|c|c|}
\hline \multirow{2}{*}{} & \multirow{2}{*}{ Freq. (MHz) } & \multicolumn{2}{|c|}{ Resolution } \\
\cline { 3 - 4 } & & 4-bit & 8-bit \\
\hline \hline TAD & 8 & \(1.6 \mu \mathrm{~s}\) & \(1.6 \mu \mathrm{~s}\) \\
\hline TOSC & 8 & 12.5 ns & 125 ns \\
\hline \(2 T A D+N \cdot T A D+(8-N)(2 T O S C)\) & 8 & \(10.6 \mu \mathrm{~s}\) & \(16 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

\subsection*{12.5 A/D Operation During Sleep}

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.
When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.
Turning off the A/D places the A/D module in its lowest current consumption state.
Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

\subsection*{12.6 A/D Accuracy/Error}

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at \(< \pm 1 \mathrm{LSb}\) for VDD \(=\) VREF (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as VDD diverges from Vref.
For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically \(\pm 1 / 2\) LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter.
Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.
Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full
scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.
Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.
Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.
The maximum pin leakage current is \(\pm 1 \mu \mathrm{~A}\).
In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be \(\leq 8 \mu \mathrm{~s}\) for preferred operation. This is because TAD, when derived from TOSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.
In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

\subsection*{12.7 Effects of a RESET}

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.
The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

\subsection*{12.8 Use of the CCP Trigger}

An A/D conversion can be started by the "special event trigger" of the CCP1 module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON \(<3: 0>\) ) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the \(A / D\) module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

\subsection*{12.9 Connection Considerations}

If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.2 V , then the accuracy of the conversion is out of specification.
An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the \(10 \mathrm{k} \Omega\) recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

\subsection*{12.10 Transfer Function}

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (Vain) is Analog Vref / 256 (Figure 12-5).
FIGURE 12-5: A/D TRANSFER FUNCTION


FIGURE 12-6: FLOWCHART OF A/D OPERATION


TABLE 12-2: SUMMARY OF A/D REGISTERS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 & Value on Power-on Reset & Value on all other Resets \\
\hline \[
\begin{aligned}
& \text { 0Bh, 8Bh, } \\
& 10 \mathrm{Bh}, 18 \mathrm{Bh}
\end{aligned}
\] & INTCON & GIE & PEIE & TOIE & INTE & RBIE & TOIF & INTF & RBIF & 0000 000x & 0000 000u \\
\hline OCh & PIR1 & LCDIF & ADIF & - & - & SSPIF & CCP1IF & TMR2IF & TMR1IF & 00-- 0000 & 00-- 0000 \\
\hline 8Ch & PIE1 & LCDIE & ADIE & - & - & SSPIE & CCP1IE & TMR2IE & TMR1IE & 00-- 0000 & 00-- 0000 \\
\hline 1Eh & ADRES & \multicolumn{8}{|l|}{A/D Result Register} & xxxx xxxx & uauu uauu \\
\hline 1Fh & ADCON0 & ADCS1 & ADCS0 & CHS2 & CHS1 & CHSO & GO/DONE & (1) & ADON & 00000000 & 00000000 \\
\hline 9Fh & ADCON1 & - & - & - & - & - & PCFG2 & PCFG1 & PCFG0 & ----- -000 & ---- -000 \\
\hline 05h & PORTA & - & - & RA5 & RA4 & RA3 & RA2 & RA1 & RAO & --0x 0000 & --0u 0000 \\
\hline 85h & TRISA & - & - & \multicolumn{6}{|l|}{PORTA Data Direction Control Register} & --11 1111 & --11 1111 \\
\hline
\end{tabular}

Legend: \(x=\) unknown, \(u=\) unchanged, \(-=\) unimplemented read as ' 0 '. Shaded cells are not used for A/D conversion.
Note 1: Bit1 of ADCON0 is reserved, always maintain this bit clear.

\subsection*{13.0 LCD MODULE}

The LCD module generates the timing control to drive a static or multiplexed LCD panel, with support for up to 32 segments multiplexed with up to 4 commons. It also provides control of the LCD pixel data.

The interface to the module consists of 3 control registers (LCDCON, LCDSE, and LCDPS) used to define the timing requirements of the LCD panel and up to 16 LCD data registers (LCD00-LCD15) that represent the array of the pixel data. In normal operation, the control registers are configured to match the LCD panel being used. Primarily, the initialization information consists of selecting the number of commons required by the LCD panel, and then specifying the LCD Frame clock rate to be used by the panel.

Once the module is initialized for the LCD panel, the individual bits of the LCD data registers are cleared/set to represent a clear/dark pixel respectively.
Once the module is configured, the LCDEN ( \(\mathrm{LCDCON}<7>\) ) bit is used to enable or disable the LCD module. The LCD panel can also operate during sleep by clearing the SLPEN (LCDCON<6>) bit.

Figure 13-4 through Figure 13-7 provides waveforms for Static, \(1 / 2,1 / 3\), and \(1 / 4\) MUX drives.

FIGURE 13-1: LCDCON REGISTER (ADDRESS 10Fh)


FIGURE 13-2: LCD MODULE BLOCK DIAGRAM


FIGURE 13-3: LCDPS REGISTER (ADDRESS 10Eh)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & \\
\hline - & - & - & - & LP3 & LP2 & LP1 & LP0 & \(\mathrm{R}=\) Readable \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{ll} 
bit7 & bit0
\end{tabular} \begin{tabular}{l} 
W \(=\) Writable bit \\
U \(=\) Unimplemented bit, Read as '0' \\
\(-\mathrm{n}=\) Value at POR reset
\end{tabular}} \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
bit 7-4: Unimplemented, read as '0' \\
bit 3-0: LP3:LP0: Frame Clock Prescale Selection bits
\end{tabular}} \\
\hline \multicolumn{2}{|l|}{LMUX1:LMUX0} & & Multiplex & & \multicolumn{4}{|c|}{Frame Frequency =} \\
\hline \multicolumn{2}{|c|}{00} & \multicolumn{2}{|r|}{Static} & & \multicolumn{4}{|r|}{Clock source / (128 * (LP3:LP0 + 1))} \\
\hline \multicolumn{2}{|c|}{01} & \multicolumn{2}{|r|}{1/2} & & \multicolumn{4}{|r|}{Clock source / (128 * (LP3:LP0 + 1))} \\
\hline & & \multicolumn{2}{|r|}{1/3} & & \multicolumn{4}{|r|}{Clock source / (96 * (LP3:LP0 + 1))} \\
\hline & & \multicolumn{2}{|r|}{1/4} & & \multicolumn{4}{|r|}{Clock source / (128* (LP3:LP0 + 1))} \\
\hline
\end{tabular}

FIGURE 13-4: WAVEFORMS IN STATIC DRIVE


FIGURE 13-5: WAVEFORMS IN 1/2 MUX, \(1 / 3\) BIAS DRIVE


FIGURE 13-6: WAVEFORMS IN \(1 / 3\) MUX, \(1 / 3\) BIAS


FIGURE 13-7: WAVEFORMS IN \(1 / 4\) MUX, \(1 / 3\) BIAS


\subsection*{13.1 LCD Timing}

The LCD module has 3 possible clock source inputs and supports static, \(1 / 2,1 / 3\), and \(1 / 4\) multiplexing.

\subsection*{13.1.1 TIMING CLOCK SOURCE SELECTION}

The clock sources for the LCD timing generation are:
- Internal RC oscillator
- Timer1 oscillator
- System clock divided by 256

The first timing source is an internal RC oscillator which runs at a nominal frequency of 14 kHz . This oscillator provides a lower speed clock which may be used to continue running the LCD while the processor is in sleep. The RC oscillator will power-down when it is not selected or when the LCD module is disabled.

The second source is the Timer1 external oscillator. This oscillator provides a lower speed clock which may be used to continue running the LCD while the processor is in sleep. It is assumed that the frequency provided on this oscillator will be 32 kHz . To use the Timer1 oscillator as a LCD module clock source, it is only necessary to set the T1OSCEN ( \(\mathrm{T} 1 \mathrm{CON}<3>\) ) bit.
The third source is the system clock divided by 256. This divider ratio is chosen to provide about 32 kHz output when the external oscillator is 8 MHz . The divider is not programmable. Instead the LCDPS register is used to set the LCD frame clock rate.
All of the clock sources are selected with bits CS1:CS0 (LCDCON<3:2>). Refer to Figure 13-1 for details of the register programming.

FIGURE 13-8: LCD CLOCK GENERATION


\section*{PIC16C9XX}

\subsection*{13.1.2 MULTIPLEX TIMING GENERATION}

The timing generation circuitry will generate 1 to 4 common clocks based on the display mode selected. The mode is specified by bits LMUX1:LMUX0 ( \(\mathrm{LCDCON}<1: 0>\) ). Table 13-1 shows the formulas for calculating the frame frequency.

TABLE 13-1: FRAME FREQUENCY FORMULAS
\begin{tabular}{|c|l|}
\hline Multiplex & Frame Frequency \(=\) \\
\hline \hline Static & Clock source / (128 * (LP3:LP0 + 1)) \\
\hline \(1 / 2\) & Clock source / (128 * (LP3:LP0 + 1)) \\
\hline \(1 / 3\) & Clock source / (96 * (LP3:LP0 + 1)) \\
\hline \(1 / 4\) & Clock source / (128 * (LP3:LP0 + 1)) \\
\hline
\end{tabular}

TABLE 13-2: APPROX. FRAME FREQ IN Hz USING TIMER1 @ 32.768 kHz OR Fosc @ 8 MHz
\begin{tabular}{|c|c|c|c|c|}
\hline LP3:LP0 & Static & \(\mathbf{1 / 2}\) & \(\mathbf{1 / 3}\) & \(\mathbf{1 / 4}\) \\
\hline \hline 2 & 85 & 85 & 114 & 85 \\
\hline 3 & 64 & 64 & 85 & 64 \\
\hline 4 & 51 & 51 & 68 & 51 \\
\hline 5 & 43 & 43 & 57 & 43 \\
\hline 6 & 37 & 37 & 49 & 37 \\
\hline 7 & 32 & 32 & 43 & 32 \\
\hline
\end{tabular}

TABLE 13-3: APPROX. FRAME FREQ IN Hz USING INTERNAL RC OSC @ 14 kHz
\begin{tabular}{|c|c|c|c|c|}
\hline LP3:LP0 & Static & \(\mathbf{1 / 2}\) & \(\mathbf{1 / 3}\) & \(\mathbf{1 / 4}\) \\
\hline \hline 0 & 109 & 109 & 146 & 109 \\
\hline 1 & 55 & 55 & 73 & 55 \\
\hline 2 & 36 & 36 & 49 & 36 \\
\hline 3 & 27 & 27 & 36 & 27 \\
\hline
\end{tabular}

\subsection*{13.2 LCD Interrupts}

The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame. Writing pixel data at the frame boundary allows a visually crisp transition of the image. This interrupt can also be used to synchronize external events to the LCD. For example, the interface to an external segment driver, such as a Microchip AY0438, can be synchronized for segment data update to the LCD frame.

A new frame is defined to begin at the leading edge of the COMO common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a certain fixed time before the frame boundary as shown in Figure 13-9. The LCD controller will begin to access data for the next frame within \(\mathrm{T}_{\text {FWR }}\) after the interrupt.

FIGURE 13-9: EXAMPLE WAVEFORMS IN \(1 / 4\) MUX DRIVE


\subsection*{13.3 Pixel Control}

\subsection*{13.3.1 LCDD (PIXEL DATA) REGISTERS}

The pixel registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Table 13-4 shows the correlation of each bit in the LCDD registers to the respective common and segment signals.
Any LCD pixel location not being used for display can be used as general purpose RAM.

FIGURE 13-10:GENERIC LCDD REGISTER LAYOUT
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & \\
\hline \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEGs } \\
& \text { COMc }
\end{aligned}
\] & \multirow[t]{2}{*}{\begin{tabular}{l}
R =Readable bit \\
W =Writable bit \\
\(\mathrm{U}=\) Unimplemented bit, \\
Read as ' 0 ' \\
\(-n=\) Value at POR reset
\end{tabular}} \\
\hline \multicolumn{8}{|l|}{bit7 bit0} & \\
\hline \multicolumn{9}{|l|}{\begin{tabular}{l}
bit 7-0: SEGsCOMc: Pixel Data Bit for segment s and common c \\
1 = Pixel on (dark) \\
0 = Pixel off (clear)
\end{tabular}} \\
\hline
\end{tabular}

\subsection*{13.4 Operation During Sleep}

The LCD module can operate during sleep. The selection is controlled by bit SLPEN (LCDCON<6>). Setting the SLPEN bit allows the LCD module to go to sleep. Clearing the SLPEN bit allows the module to continue to operate during sleep.
If a SLEEP instruction is executed and SLPEN = ' 1 ', the LCD module will cease all functions and go into a very low current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 13-11 shows this operation. To ensure that the LCD completes the frame, the SLEEP instruction should be executed immediately after a LCD frame boundary.

The LCD interrupt can be used to determine the frame boundary. See Section 13.2 for the formulas to calculate the delay.
If a SLEEP instruction is executed and SLPEN = ' 0 ', the module will continue to display the current contents of the LCDD registers. To allow the module to continue operation while in sleep, the clock source must be either the internal RC oscillator or Timer1 external oscillator. While in sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode, however the overall consumption of the device will be lower due to shutdown of the core and other peripheral functions.

Note: The internal RC oscillator or external Timer1 oscillator must be used to operate the LCD module during sleep.

FIGURE 13-11:SLEEP ENTRY/EXIT WHEN SLPEN = 1 OR CS1:CS0 = 00


\section*{PIC16C9XX}

\subsection*{13.4.1 SEGMENT ENABLES}

The LCDSE register is used to select the pin function for groups of pins. The selection allows each group of pins to operate as either LCD drivers or digital only pins. To configure the pins as a digital port, the corresponding bits in the LCDSE register must be cleared.
If the pin is a digital I/O the corresponding TRIS bit controls the data direction. Any bit set in the LCDSE register overrides any bit settings in the corresponding TRIS register.

Note 1: On a Power-on Reset these pins are configured as LCD drivers.

Note 2: The LMUX1:LMUX0 takes precedence over the LCDSE bit settings for pins RD7, RD6 and RD5.

\section*{EXAMPLE 13-1: STATIC MUX WITH 32 SEGMENTS}
```

BCF STATUS,RPO ; Select Bank 2
BSF STATUS,RP1 ;
BCF LCDCON,LMUX1 ; Select Static MUX
BCF LCDCON,LMUXO ;
MOVLW 0xFF ;Make PortD,E,F,G
MOVWF LCDSE ;LCD pins
;configure rest of LCD

```

\section*{EXAMPLE 13-2: 1/3 MUX WITH 13 SEGMENTS}
```

BCF STATUS,RPO ; Select Bank 2
BSF STATUS,RP1 ;
BSF LCDCON,LMUX1 ; Select 1/3 MUX
BCF LCDCON,LMUXO ;
MOVLW 0x87 ;Make PORTD<7:0> \&
MOVWF LCDSE ;PORTE<6:0> LCD pins
;configure rest of LCD

```

FIGURE 13-12:LCDSE REGISTER (ADDRESS 10Dh)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline SE29 & SE27 & SE20 & SE16 & SE12 & SE9 & SE5 & SEO \\
\hline bit7 & & & & & & \multicolumn{2}{|r|}{bit0} \\
\hline
\end{tabular}

R =Readable bit
W =Writable bit \(\mathrm{U}=\) Unimplemented bit, Read as '0' \(-\mathrm{n}=\) Value at POR reset
bit 7: SE29: Pin function select RD7/COM1/SEG31-RD5/COM3/SEG29
\(1=\) pins have LCD drive function
\(0=\) pins have digital Input function
The LMUX1:LMUX0 setting takes precedence over the LCDSE register.
bit 6: SE27: Pin function select RG7/SEG28 and RE7/SEG27
\(1=\) pins have LCD drive function
\(0=\) pins have digital Input function
bit 5: SE20: Pin function select RG6/SEG26-RG0/SEG20
1 = pins have LCD drive function
0 = pins have digital Input function
bit 4: SE16: Pin function select RF7/SEG19-RF4/SEG16
1 = pins have LCD drive function
\(0=\) pins have digital Input function
bit 3: SE12: Pin function select RF3/SEG15-RF0/SEG12
1 = pins have LCD drive function
\(0=\) pins have digital Input function
bit 2: SE9: Pin function select RE6/SEG11-RE4/SEG09
1 = pins have LCD drive function
\(0=\) pins have digital Input function
bit 1: SE5: Pin function select RE3/SEG08-RE0/SEG05
1 = pins have LCD drive function
\(0=\) pins have digital Input function
bit 0: SE0: Pin function select RD4/SEG04-RD0/SEG00
1 = pins have LCD drive function
\(0=\) pins have digital I/O function

\subsection*{13.5 Voltage Generation}

There are two methods for LCD voltage generation, internal charge pump, or external resistor ladder.

\subsection*{13.5.1 CHARGE PUMP}

The LCD charge pump is shown in Figure 13-13. The 1.0V-2.3V regulator will establish a stable base voltage from the varying battery voltage. This regulator is adjustable through the range by connecting a variable external resistor from VLCDADJ to ground. The potentiometer provides contrast adjustment for the LCD. This base voltage is connected to VlcD1 on the charge pump. The charge pump boosts Vlcd1 into Vlcd2 =

* These values are provided for design guidance only and should be optimized to the application by the designer.

\subsection*{13.6 Configuring the LCD Module}

The following is the sequence of steps to follow to configure the LCD module.
1. Select the frame clock prescale using bits LP3:LP0 (LCDPS<3:0>).
2. Configure the appropriate pins to function as segment drivers using the LCDSE register.
3. Configure the LCD module for the following using the LCDCON register.
- Multiplex mode and Bias, bits LMUX1:LMUXO
- Timing source, bits CS1:CS0
- Voltage generation, bit VGEN
- Sleep mode, bit SLPEN
4. Write initial values to pixel data registers, LCDD00 through LCDD15.
5. Clear LCD interrupt flag, LCDIF (PIR1<7>), and if desired, enable the interrupt by setting bit LCDIE (PIE1<7>).
6. Enable the LCD module, by setting bit LCDEN (LCDCON<7>).

\section*{TABLE 13-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE LCD MODULE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 & Value on Power-on Reset & Value on all other Resets \\
\hline \[
\begin{aligned}
& \text { 0Bh, 8Bh, } \\
& \text { 10Bh, 18Bh }
\end{aligned}
\] & INTCON & GIE & PEIE & TOIE & INTE & RBIE & TOIF & INTF & RBIF & 0000 000x & 0000 000u \\
\hline OCh & PIR1 & LCDIF & ADIF \({ }^{(1)}\) & - & - & SSPIF & CCP1IF & TMR2IF & TMR1IF & 00-- 0000 & 00-- 0000 \\
\hline 8Ch & PIE1 & LCDIE & ADIE \({ }^{(1)}\) & - & - & SSPIE & CCP1IE & TMR2IE & TMR1IE & 00-- 0000 & 00-- 0000 \\
\hline 10h & T1CON & - & - & T1CKPS1 & T1CKPS0 & T1OSCEN & T1SYNC & TMR1CS & TMR1ON & --00 0000 & --uu uuuu \\
\hline 10Dh & LCDSE & SE29 & SE27 & SE20 & SE16 & SE12 & SE9 & SE5 & SE0 & 11111111 & 11111111 \\
\hline 10Eh & LCDPS & - & - & - & - & LP3 & LP2 & LP1 & LPO & ---- 0000 & ---- 0000 \\
\hline 10Fh & LCDCON & LCDEN & SLPEN & - & VGEN & CS1 & CSO & LMUX1 & LMUX0 & 00-0 0000 & 00-0 0000 \\
\hline 110h & LCDD00 & \[
\begin{aligned}
& \text { SEG07 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG06 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG05 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG04 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG03 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG02 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG01 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG00 } \\
& \text { COM0 }
\end{aligned}
\] & xxxx xxxx & uuuu uuuu \\
\hline 111h & LCDD01 & SEG15 COM0 & SEG14 COMO & \[
\begin{aligned}
& \text { SEG13 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG12 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG11 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG10 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG09 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG08 } \\
& \text { COM0 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline 112h & LCDD02 & \[
\begin{aligned}
& \text { SEG23 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG22 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG21 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG20 } \\
& \text { COM0 }
\end{aligned}
\] & SEG19 COMO & \[
\begin{aligned}
& \text { SEG18 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG17 } \\
& \text { COM0 }
\end{aligned}
\] & SEG16 COMO & xxxx xxxx & uuuu uauu \\
\hline 113h & LCDD03 & \[
\begin{aligned}
& \text { SEG31 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG30 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG29 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG28 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG27 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG26 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG25 } \\
& \text { COM0 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG24 } \\
& \text { COM0 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline 114h & LCDD04 & \[
\begin{aligned}
& \text { SEG07 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG06 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG05 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG04 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG03 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG02 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG01 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG00 } \\
& \text { COM1 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline 115h & LCDD05 & SEG15 COM1 & SEG14 & \begin{tabular}{l}
SEG13 \\
COM1
\end{tabular} & SEG12
COM1 & SEG11 COM1 & \begin{tabular}{l}
SEG10 \\
COM1
\end{tabular} & \[
\begin{aligned}
& \text { SEG09 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG08 } \\
& \text { COM1 }
\end{aligned}
\] & xxxx xxxx & uaur uauu \\
\hline 116h & LCDD06 & \[
\begin{aligned}
& \text { SEG23 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG22 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG21 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG20 } \\
& \text { COM1 }
\end{aligned}
\] & SEG19 COM1 & \[
\begin{aligned}
& \text { SEG18 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG17 } \\
& \text { COM1 }
\end{aligned}
\] & SEG16 COM1 & xxxx xxxx & uuuu uuuu \\
\hline 117h & LCDD07 & \[
\begin{aligned}
& \text { SEG31 } \\
& \text { COM1 }{ }^{(2)}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG30 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG29 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG28 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG27 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG26 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG25 } \\
& \text { COM1 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG24 } \\
& \text { COM1 }
\end{aligned}
\] & xxxx xxxx & uaur uauu \\
\hline 118h & LCDD08 & \[
\begin{aligned}
& \text { SEG07 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG06 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG05 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG04 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG03 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG02 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG01 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG00 } \\
& \text { COM2 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline 119h & LCDD09 & SEG15 COM2 & \[
\begin{aligned}
& \text { SEG14 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG13 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG12 } \\
& \text { COM2 }
\end{aligned}
\] & \begin{tabular}{l}
SEG11 \\
COM2
\end{tabular} & \[
\begin{aligned}
& \text { SEG10 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG09 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG08 } \\
& \text { COM2 }
\end{aligned}
\] & xxxx xxxx & uuuu uuuu \\
\hline 11Ah & LCDD10 & \[
\begin{aligned}
& \text { SEG23 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG22 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG21 } \\
& \text { COM2 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG20 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG19 } \\
& \text { COM2 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG18 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG17 } \\
& \text { COM2 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG16 } \\
& \text { COM2 }
\end{aligned}
\] & xxxx xxxx & uuuu uauu \\
\hline 11Bh & LCDD11 & \[
\begin{gathered}
\text { SEG31 } \\
\text { COM2 }{ }^{(2)} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \text { SEG30 } \\
& \text { COM2 }{ }^{(2)}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG29 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG28 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG27 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG26 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG25 } \\
& \text { COM2 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG24 } \\
& \text { COM2 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline 11Ch & LCDD12 & \[
\begin{aligned}
& \text { SEG07 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG06 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG05 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG04 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG03 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG02 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG01 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG00 } \\
& \text { COM3 }
\end{aligned}
\] & xxxx xxxx & uuuu uuuu \\
\hline 11Dh & LCDD13 & SEG15 COM3 & \[
\begin{aligned}
& \text { SEG14 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG13 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG12 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG11 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG10 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG09 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG08 } \\
& \text { COM3 }
\end{aligned}
\] & xxxx xxxx & uauu uuuu \\
\hline 11Eh & LCDD14 & \[
\begin{aligned}
& \text { SEG23 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG22 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG21 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG20 } \\
& \text { COM3 }
\end{aligned}
\] & SEG19 COM3 & SEG18 COM3 & SEG17 COM3 & SEG16 COM3 & xxxx xxxx & uauu uauu \\
\hline 11Fh & LCDD15 & \[
\begin{gathered}
\text { SEG31 } \\
\text { COM }^{(2)}
\end{gathered}
\] & \[
\begin{aligned}
& \text { SEG30 } \\
& \text { COM }^{(2)}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG29 } \\
& \text { COM }^{(2)}
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG28 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG27 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG26 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG25 } \\
& \text { COM3 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SEG24 } \\
& \text { COM3 }
\end{aligned}
\] & xxxx xxxx & uauu uauu \\
\hline
\end{tabular}

Legend: \(\quad \mathrm{x}=\) unknown, \(\mathrm{u}=\) unchanged, \(-=\) unimplemented read as ' 0 '. Shaded cells are not used by the LCD Module.
Note 1: These bits are reserved on the PIC16C923, always maintain these bits clear.
2: These pixels do not display, but can be used as general purpose RAM.

\subsection*{14.0 SPECIAL FEATURES OF THE CPU}

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:
- Oscillator selection
- Reset
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming

The PIC16CXXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is
the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.
SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

\subsection*{14.1 Configuration Bits}

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007 h .
The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h 3FFFh), which can be accessed only during programming.

FIGURE 14-1: CONFIGURATION WORD


\section*{PIC16C9XX}

\subsection*{14.2 Oscillator Configurations}

\subsection*{14.2.1 OSCILLATOR TYPES}

The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:
- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

\subsection*{14.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS}

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 14-3).

FIGURE 14-2: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)


See Table 14-1 and Table 14-2 for recommended values of C1 and C2.
Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)


TABLE 14-1: CERAMIC RESONATORS
\begin{tabular}{|l|c|l|c|}
\hline \multicolumn{4}{|l|}{ Ranges Tested: } \\
\hline \multicolumn{1}{|c|}{ Mode } & Freq & \multicolumn{1}{c|}{ OSC1 } & OSC2 \\
\hline \hline XT & 455 kHz & \(68-100 \mathrm{pF}\) & \(68-100 \mathrm{pF}\) \\
& 2.0 MHz & \(15-68 \mathrm{pF}\) & \(15-68 \mathrm{pF}\) \\
& 4.0 MHz & \(15-68 \mathrm{pF}\) & \(15-68 \mathrm{pF}\) \\
\hline HS & 8.0 MHz & \(10-68 \mathrm{pF}\) & \(10-68 \mathrm{pF}\) \\
\hline
\end{tabular}

These values are for design guidance only. See notes at bottom of page.
Resonators Used:
\begin{tabular}{|l|l|l|}
\hline 455 kHz & Panasonic EFO-A455K04B & \(\pm 0.3 \%\) \\
\hline 2.0 MHz & Murata Erie CSA2.00MG & \(\pm 0.5 \%\) \\
\hline 4.0 MHz & Murata Erie CSA4.00MG & \(\pm 0.5 \%\) \\
\hline 8.0 MHz & Murata Erie CSA8.00MT & \(\pm 0.5 \%\) \\
\hline \multicolumn{2}{|c|}{ All resonators used did not have built-in capacitors. } \\
\hline
\end{tabular}

TABLE 14-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR
\begin{tabular}{|c|c|c|c|}
\hline Osc Type & \begin{tabular}{c} 
Crystal \\
Freq
\end{tabular} & \begin{tabular}{c} 
Cap. Range \\
C1
\end{tabular} & \begin{tabular}{c} 
Cap. Range \\
C2
\end{tabular} \\
\hline \hline \multirow{3}{*}{LP} & 32 kHz & 33 pF & 33 pF \\
\cline { 2 - 4 } & 200 kHz & 15 pF & 15 pF \\
\hline \multirow{4}{*}{XT} & 200 kHz & \(47-68 \mathrm{pF}\) & \(47-68 \mathrm{pF}\) \\
\cline { 2 - 4 } & 1 MHz & 15 pF & 15 pF \\
\cline { 2 - 4 } & 4 MHz & 15 pF & 15 pF \\
\hline \multirow{3}{*}{HS} & 4 MHz & 15 pF & 15 pF \\
\cline { 2 - 4 } & 8 MHz & \(15-33 \mathrm{pF}\) & \(15-33 \mathrm{pF}\) \\
\hline \multicolumn{4}{|c|}{ These values are for design guidance only. See } \\
\hline \multicolumn{4}{|c|}{ notes at bottom of page. }
\end{tabular}

Note 1: Recommended values of C 1 and C 2 are identical to the ranges tested (Table 14-1).
2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification

\subsection*{14.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT}

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.
Figure 14-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The \(4.7 \mathrm{k} \Omega\) resistor provides the negative feedback for stability. The \(10 \mathrm{k} \Omega\) potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

\section*{FIGURE 14-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT}


Figure 14-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The \(330 \mathrm{k} \Omega\) resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT


\subsection*{14.2.4 RC OSCILLATOR}

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external \(R\) and \(C\) components used. Figure 14-6 shows how the R/C combination is connected to the PIC16CXXX. For REXT values below \(2.2 \mathrm{k} \Omega\), the oscillator operation may become unstable, or stop completely. For very high REXT values (e.g. \(1 \mathrm{M} \Omega\) ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between \(3 \mathrm{k} \Omega\) and \(100 \mathrm{k} \Omega\).
Although the oscillator will operate with no external capacitor (CEXT \(=0 \mathrm{pF}\) ), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.
See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger \(R\) (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).
See characterization data for desired device for variation of oscillator frequency due to VDD for given REXt/CEXT values as well as frequency variation due to operating temperature for given R, C, and VDD values.
The oscillator frequency, divided by 4 , is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-3 for waveform).

FIGURE 14-6: RC OSCILLATOR MODE


\section*{PIC16C9XX}

\subsection*{14.3 Reset}

The PIC16CXX differentiates between various kinds of reset:
- Power-on Reset (POR)
- \(\overline{M C L R}\) Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, and on MCLR Reset during SLEEP. They are not affected by a WDT Wake-up, which is viewed as
the resumption of normal operation. The \(\overline{\mathrm{TO}}\) and \(\overline{\mathrm{PD}}\) bits are set or cleared differently in different reset situations as indicated in Table 14-4. These bits are used in software to determine the nature of the reset. See Table 14-6 for a full description of reset states of all registers.
A simplified block diagram of the on-chip reset circuit is shown in Figure 14-7.

The devices all have a \(\overline{M C L R}\) noise filter in the \(\overline{M C L R}\) reset path. The filter will detect and ignore small pulses. It should be noted that a WDT Reset does not drive \(\overline{M C L R}\) pin low.

FIGURE 14-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT


\subsection*{14.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)}

\subsection*{14.4.1 POWER-ON RESET (POR)}

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of \(1.5 \mathrm{~V}-2.1 \mathrm{~V}\) ). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for Vdd is specified. See Electrical Specifications for details.
When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.
For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

\subsection*{14.4.2 POWER-UP TIMER (PWRT)}

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.
The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

\subsection*{14.4.3 OSCILLATOR START-UP TIMER (OST)}

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

\subsection*{14.4.4 TIME-OUT SEQUENCE}

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 14-8, Figure 14-9, and Figure 14-10 depict time-out sequences on power-up.
Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 14-9). This is useful for testing purposes or to synchronize more than one PIC16CXXX device operating in parallel.
Table 14-5 shows the reset conditions for some special function registers, while Table 14-6 shows the reset conditions for all the registers.

\subsection*{14.4.5 POWER CONTROL/STATUS REGISTER (PCON)}

Bit1 is Power-on Reset Status bit POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 14-3: TIME-OUT IN VARIOUS SITUATIONS
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{ Oscillator Configuration } & \multicolumn{2}{|c|}{ Power-up } & \multirow{2}{*}{ Wake-up from SLEEP } \\
\cline { 2 - 3 } & \(\overline{\text { PWRTE }}=\mathbf{1}\) & \(\overline{\text { PWRTE }} \mathbf{= 0}\) & \\
\hline \hline XT, HS, LP & 1024 TOSC & \(72 \mathrm{~ms}+1024\) Tosc & 1024 TOSC \\
\hline RC & - & 72 ms & - \\
\hline
\end{tabular}

\section*{PIC16C9XX}

TABLE 14-4: STATUS BITS AND THEIR SIGNIFICANCE
\begin{tabular}{|c|c|c|l|}
\hline\(\overline{\text { POR }}\) & \(\overline{\text { TO }}\) & \(\overline{\mathbf{P D}}\) & \\
\hline \hline 0 & 1 & 1 & Power-on Reset \\
\hline 0 & 0 & x & Illegal, \(\overline{\text { TO }}\) is set on \(\overline{\text { POR }}\) \\
\hline 0 & x & 0 & Illegal, \(\overline{\mathrm{PD}}\) is set on \(\overline{\text { POR }}\) \\
\hline 1 & 0 & 1 & WDT Reset \\
\hline 1 & 0 & 0 & WDT Wake-up \\
\hline 1 & u & u & \(\overline{\text { MCLR Reset during normal operation }}\) \\
\hline 1 & 1 & 0 & \(\overline{\text { MCLR }}\) Reset during SLEEP or interrupt wake-up from SLEEP \\
\hline
\end{tabular}

Legend: \(u=\) unchanged, \(x=\) unknown
TABLE 14-5: RESET CONDITION FOR SPECIAL REGISTERS
\begin{tabular}{|c|c|c|c|}
\hline Condition & Program Counter & \begin{tabular}{l}
STATUS \\
Register
\end{tabular} & \begin{tabular}{l}
PCON \\
Register
\end{tabular} \\
\hline Power-on Reset & 000h & 0001 1xxx & ---- --0- \\
\hline \(\overline{\text { MCLR }}\) Reset during normal operation & 000h & 000u uuuu & --- --u- \\
\hline \(\overline{\text { MCLR }}\) Reset during SLEEP & 000h & 0001 Ouuu & ----- --u- \\
\hline WDT Reset & 000h & 0000 1uuu & ----- --u- \\
\hline WDT Wake-up & PC + 1 & uuu0 Ouuu & --- --u- \\
\hline Interrupt wake-up from SLEEP & \(P C+1{ }^{(1)}\) & uuu1 Ouuu & ----- --u- \\
\hline
\end{tabular}

Legend: \(\mathrm{u}=\) unchanged, \(\mathrm{x}=\) unknown, \(-=\) unimplemented bit read as ' 0 '.
Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 14-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS
\begin{tabular}{|c|c|c|c|c|c|}
\hline Register & \multicolumn{2}{|l|}{Applicable Devices} & Power-on Reset & \(\overline{M C L R}\) Resets & Wake-up via \\
\hline W & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline INDF & 923 & 924 & N/A & N/A & N/A \\
\hline TMR0 & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline PCL & 923 & 924 & 0000h & 0000h & \(\mathrm{PC}+1^{(2)}\) \\
\hline STATUS & 923 & 924 & 0001 1xxx & 000q quuu \({ }^{(3)}\) & uuuq quau \({ }^{(3)}\) \\
\hline FSR & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline PORTA & 923 & 924 & --xx xxxx & --uu uuuu & --uu uuuu \\
\hline PORTA & 923 & 924 & \(--0 \times 0000^{(5)}\) & --0u \(0000{ }^{(5)}\) & --uu uuuu \\
\hline PORTB & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline PORTC & 923 & 924 & --xx xxxx & --uu uuuu & --uu uuuu \\
\hline
\end{tabular}

Legend: \(u=\) unchanged, \(x=\) unknown, \(-=\) unimplemented bit, read as ' 0 ', \(q=\) value depends on condition
Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
3: See Table 14-5 for reset value for specific condition
4: Bits PIE1<6> and PIR1<6> are reserved on the PIC16C923, always maintain these bits clear.
5: PORTA values when read.

TABLE 14-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.d)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Register & \multicolumn{2}{|l|}{Applicable Devices} & Power-on Reset & MCLR Resets WDT Reset & Wake-up via WDT or Interrupt \\
\hline PORTD & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline PORTE & 923 & 924 & 00000000 & 00000000 & uuuu uauu \\
\hline PCLATH & 923 & 924 & ---0 0000 & ---0 0000 & ---u uuuu \\
\hline INTCON & 923 & 924 & 0000 000x & 0000 000u & unuu unuu \({ }^{(1)}\) \\
\hline PIR1 \({ }^{(4)}\) & 923 & 924 & 00-- 0000 & 00-- 0000 & uu-- uuuu \({ }^{(1)}\) \\
\hline TMR1L & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uauu \\
\hline TMR1H & 923 & 924 & xxxx xxxx & uauu uuuu & uuuu uuuu \\
\hline T1CON & 923 & 924 & --00 0000 & --uu uuuu & --uu uuuu \\
\hline TMR2 & 923 & 924 & 00000000 & 00000000 & uuuu uauu \\
\hline T2CON & 923 & 924 & -000 0000 & -000 0000 & -uuu uuuu \\
\hline SSPBUF & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uauu \\
\hline SSPCON & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline CCPR1L & 923 & 924 & xxxx xxxx & uauu uuuu & uuuu uuuu \\
\hline CCPR1H & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline CCP1CON & 923 & 924 & --00 0000 & --00 0000 & --uu uauu \\
\hline ADRES & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline ADCONO & 923 & 924 & 0000 00-0 & 0000 00-0 & uuuu uu-u \\
\hline OPTION & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline TRISA & 923 & 924 & --11 1111 & --11 1111 & --uu uuuu \\
\hline TRISB & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline TRISC & 923 & 924 & --11 1111 & --11 1111 & --uu uuuu \\
\hline TRISD & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline TRISE & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline PIE1 \({ }^{(4)}\) & 923 & 924 & 00-- 0000 & 00-- 0000 & uu-- uuuu \\
\hline PCON & 923 & 924 & ---- --0- & ---- --u- & ---- --u- \\
\hline PR2 & 923 & 924 & 11111111 & 11111111 & 11111111 \\
\hline SSPADD & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline SSPSTAT & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline ADCON1 & 923 & 924 & ---- -000 & ---- -000 & ---- -uuu \\
\hline PORTF & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline PORTG & 923 & 924 & 00000000 & 00000000 & uuuu uuuu \\
\hline
\end{tabular}

Legend: u = unchanged, \(\mathrm{x}=\) unknown, \(-=\) unimplemented bit, read as ' 0 ', \(q=\) value depends on condition
Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
3: See Table 14-5 for reset value for specific condition.
4: Bits PIE1<6> and PIR1<6> are reserved on the PIC16C923, always maintain these bits clear.
5: PORTA values when read.

\section*{PIC16C9XX}

TABLE 14-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Register } & \multicolumn{2}{|c|}{ Applicable Devices } & Power-on Reset & \begin{tabular}{c} 
MCLR Resets \\
WDT Reset
\end{tabular} & \begin{tabular}{c} 
Wake-up via \\
WDT or \\
Interrupt
\end{tabular} \\
\hline \hline LCDSE & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline LCDPS & 923 & 924 & ----0000 & ----0000 & ---- uuuu \\
\hline LCDCON & 923 & 924 & \(00-00000\) & \(00-00000\) & uu-u uuuu \\
\hline \begin{tabular}{l} 
LCDD00 \\
to \\
LCDD15
\end{tabular} & 923 & 924 & xxxx xxxx & uuuu uuuu & uuuu uuuu \\
\hline TRISF & 923 & 924 & 11111111 & 11111111 & \\
\hline TRISG & 923 & 924 & 11111111 & 11111111 & uuuu uuuu \\
\hline
\end{tabular}

Legend: \(u=\) unchanged, \(x=\) unknown, \(\quad-=\) unimplemented bit, read as ' 0 ', \(q=\) value depends on condition
Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
3: See Table 14-5 for reset value for specific condition.
4: Bits PIE1<6> and PIR1<6> are reserved on the PIC16C923, always maintain these bits clear.
5: PORTA values when read.

FIGURE 14-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1


FIGURE 14-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2


FIGURE 14-10:TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)


FIGURE 14-11:EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW Vdd POWER-UP)


Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode \(D\) helps discharge the capacitor quickly when VDD powers down.
2: \(R<40 \mathrm{k} \Omega\) is recommended to make sure that voltage drop across \(R\) does not violate the device's electrical specification.
3: \(R 1=100 \Omega\) to \(1 \mathrm{k} \Omega\) will limit any current flowing into \(\overline{\text { MCLR }}\) from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 14-12:EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1


FIGURE 14-13:EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2


Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:
\[
\mathrm{VDD} \cdot \frac{\mathrm{R} 1}{\mathrm{R} 1+\mathrm{R} 2}=0.7 \mathrm{~V}
\]

2: Resistors should be adjusted for the characteristics of the transistors.

\subsection*{14.5 Interrupts}

The PIC16C9XX family has up to 9 sources of interrupt:
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Interrupt Sources } & \multicolumn{2}{|c|}{\begin{tabular}{c} 
Applicable \\
Devices
\end{tabular}} \\
\hline \hline External interrupt RB0/INT & 923 & 924 \\
\hline TMR0 overflow interrupt & 923 & 924 \\
\hline \begin{tabular}{l} 
PORTB change interrupts \\
(pins RB7:RB4)
\end{tabular} & 923 & 924 \\
\hline A/D Interrupt & 923 & 924 \\
\hline TMR1 overflow interrupt & 923 & 924 \\
\hline TMR2 matches period interrupt & 923 & 924 \\
\hline CCP1 interrupt & 923 & 924 \\
\hline Synchronous serial port interrupt & 923 & 924 \\
\hline LCD Module interrupt & 923 & 924 \\
\hline
\end{tabular}

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.
The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.
The RB0/INT pin interrupt, the RB port change interrupt and the TMRO overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function register PIR1. The corresponding interrupt enable bits are contained in special function register PIE1, and the peripheral interrupt enable bit is contained in special function register INTCON.
When an interrupt is responded to, the GIE bit is cleared to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.
For external interrupt events, such as the RB0/INT pin or RB Port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 14-15). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 14-14:INTERRUPT LOGIC


FIGURE 14-15:INT PIN INTERRUPT TIMING


Note 1: INTF flag is sampled here (every Q1).
2: Interrupt latency = 3-4 TCY where TCY = instruction cycle time
Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
3: CLKOUT is available only in RC oscillator mode.
4: For minimum width of INT pulse, refer to AC specs.
5: INTF can be set anytime during the Q4-Q1 cycles.

\subsection*{14.5.1 INT INTERRUPT}

External interrupt on RBO/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RBO/INT pin, flag bit INTF (INTCON \(<1>\) ) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 14.8 for details on SLEEP mode.

\subsection*{14.5.2 TMRO INTERRUPT}

An overflow (FFh \(\rightarrow 00 \mathrm{~h}\) ) in the TMRO register will set flag bit TOIF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TOIE (INTCON<5>). (Section 7.0)

\subsection*{14.5.3 PORTB INTCON CHANGE}

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

\subsection*{14.6 Context Saving During Interrupts}

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.
Example 14-1 stores and restores the STATUS, W, and PCLATH registers. The register, W_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at \(0 \times 20\) in bank 0 , it must also be defined at 0xA0 in bank 1).
The example:
a) Stores the W register.
b) Stores the STATUS register in bank 0 .
c) Stores the PCLATH register.
d) Executes the ISR code.
e) Restores the STATUS register (and bank select bit).
f) Restore the W and PCLATH registers.

\section*{EXAMPLE 14-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM}
\begin{tabular}{|c|c|c|}
\hline MOVWF & W_TEMP & ; Copy W to TEMP register, could be bank one or zero \\
\hline SWAPF & STATUS, W & ; Swap status to be saved into W \\
\hline CLRF & STATUS & ; bank 0, regardless of current bank, Clears IRP, RP1,RP0 \\
\hline MOVWF & STATUS_TEMP & ; Save status to bank zero STATUS_TEMP register \\
\hline MOVF & PCLATH, W & ; Only required if using pages 1, 2 and/or 3 \\
\hline MOVWF & PCLATH_TEMP & ; Save PCLATH into W \\
\hline CLRF & PCLATH & ; Page zero, regardless of current page \\
\hline BCF & STATUS, IRP & ; Return to Bank 0 \\
\hline MOVF & FSR, W & ; Copy FSR to W \\
\hline MOVWF & FSR_TEMP & ; Copy FSR from W to FSR_TEMP \\
\hline : & & \\
\hline \multicolumn{3}{|l|}{: (ISR)} \\
\hline : & & \\
\hline MOVF & PCLATH_TEMP, W & ; Restore PCLATH \\
\hline MOVWF & PCLATH & ; Move W into PCLATH \\
\hline SWAPF & STATUS_TEMP, W & \begin{tabular}{l}
; Swap STATUS_TEMP register into W \\
; (sets bank to original state)
\end{tabular} \\
\hline MOVWF & STATUS & ;Move W into STATUS register \\
\hline SWAPF & W_TEMP, F & ; Swap W_TEMP \\
\hline SWAPF & W_TEMP, W & ; Swap W_TEMP into W \\
\hline
\end{tabular}

\section*{PIC16C9XX}

\subsection*{14.7 Watchdog Timer (WDT)}

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 14.1).

\subsection*{14.7.1 WDT PERIOD}

The WDT has a nominal time-out period of 18 ms , (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be
assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The ClRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

\subsection*{14.7.2 WDT PROGRAMMING CONSIDERATIONS}

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 14-16:WATCHDOG TIMER BLOCK DIAGRAM


FIGURE 14-17:SUMMARY OF WATCHDOG TIMER REGISTERS
\begin{tabular}{|l|l|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 \\
\hline \hline 2007h & Config. bits & \((\mathbf{1 )}\) & (1) & CP1 & CP0 & PWRTE \(^{(1)}\) & WDTE & FOSC1 & FOSC0 \\
\hline 81h, 181h & OPTION & RBPU & INTEDG & TOCS & TOSE & PSA & PS2 & PS1 & PS0 \\
\hline
\end{tabular}

Legend: Shaded cells are not used by the Watchdog Timer.
Note 1: See Figure 14-1 for operation of these bits.

\subsection*{14.8 Power-down Mode (SLEEP)}

Power-down mode is entered by executing a SLEEP instruction.
If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS \(<3>\) ) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).
For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.
The \(\overline{M C L R}\) pin must be at a logic high level (VIHMC).

\subsection*{14.8.1 WAKE-UP FROM SLEEP}

The device can wake up from SLEEP through one of the following events:
1. External reset input on \(\overline{M C L R}\) pin.
2. Watchdog Timer Wake-up (if WDT was enabled).
3. Interrupt from RB0/INT pin, RB port change, or some peripheral interrupts.
External \(\overline{M C L R}\) Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and \(\overline{\mathrm{PD}}\) bits in the STATUS register can be used to determine the cause of device reset. The PD bit, which is set on power-up is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).
The following peripheral interrupts can wake the device from SLEEP:
1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
2. SSP (Start/Stop) bit detect interrupt.
3. SSP transmit or receive in slave mode \(\left(\mathrm{SPI} / /^{2} \mathrm{C}\right)\).
4. CCP capture mode interrupt.
5. \(A / D\) conversion (when \(A / D\) clock source is RC).
6. Special event trigger (Timer1 in asynchronous mode using an external clock).
7. LCD module.

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.
When the SLEEP instruction is being executed, the next instruction \((P C+1)\) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

\subsection*{14.8.2 WAKE-UP USING INTERRUPTS}

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:
- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and \(\overline{\mathrm{PD}}\) bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the \(\overline{T O}\) bit will be set and the \(\overline{P D}\) bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \(\overline{\mathrm{PD}}\) bit. If the \(\overline{\mathrm{PD}}\) bit is set, the SLEEP instruction was executed as a NOP.
To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

\section*{FIGURE 14-18:WAKE-UP FROM SLEEP THROUGH INTERRUPT}


\subsection*{14.9 Program Verification/Code Protection}

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

\section*{Note: Microchip does not recommend code pro-} tecting windowed devices.

\subsection*{14.10 ID Locations}

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

\subsection*{14.11 In-Circuit Serial Programming}

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the \(\overline{M C L R}\) (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into program/verify mode, the program counter (PC) is at location 00h. A 6 -bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature \#DS30228).

FIGURE 14-19:TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION


\subsection*{15.0 INSTRUCTION SET SUMMARY}

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 15-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 15-1 shows the opcode field descriptions.
For byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If ' \(d\) ' is one, the result is placed in the file register specified in the instruction.
For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while ' \(f\) ' represents the number of the file in which the bit is located.
For literal and control operations, ' \(k\) ' represents an eight or eleven bit constant or literal value.
The instruction set is highly orthogonal and is grouped into three basic categories:
- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS
Byte-oriented file register operations
\begin{tabular}{|l|c|c|}
\hline 13 & \multicolumn{3}{c|}{\(8 \quad 6\)} & 0 \\
\hline OPCODE & \(d\) & f (FILE \#) \\
\hline
\end{tabular}
\(\mathrm{d}=0\) for destination W
\(d=1\) for destination \(f\)
\(\mathrm{f}=7\)-bit file register address

Bit-oriented file register operations

b \(=3\)-bit bit address
f = 7-bit file register address
Literal and control operations
General
\begin{tabular}{|l|ll|}
\hline 13 & \(8 \quad 7\) & 0 \\
\hline OPCODE & & k (literal) \\
\hline
\end{tabular}
\(\mathrm{k}=8\)-bit immediate value

CALL and GOTO instructions only

\(\mathrm{k}=11\)-bit immediate value

TABLE 15-1: OPCODE FIELD DESCRIPTIONS
\begin{tabular}{|c|c|}
\hline Field & Description \\
\hline f & Register file address ( \(0 \times 00\) to \(0 \times 7 \mathrm{~F}\) ) \\
\hline W & Working register (accumulator) \\
\hline b & Bit address within an 8-bit file register \\
\hline k & Literal field, constant data or label \\
\hline x & \begin{tabular}{l}
Don't care location (= 0 or 1 ) \\
The assembler will generate code with \(x=0\). It is the recommended form of use for compatibility with all Microchip software tools.
\end{tabular} \\
\hline d & Destination select; \(d=0\) : store result in W , \(d=1\) : store result in file register \(f\). Default is \(d=1\) \\
\hline label & Label name \\
\hline TOS & Top of Stack \\
\hline PC & Program Counter \\
\hline PCLATH & Program Counter High Latch \\
\hline GIE & Global Interrupt Enable bit \\
\hline WDT & Watchdog Timer/Counter \\
\hline TO & Time-out bit \\
\hline \(\overline{\text { PD }}\) & Power-down bit \\
\hline dest & Destination either the W register or the specified register file location \\
\hline [ ] & Options \\
\hline ( ) & Contents \\
\hline \(\rightarrow\) & Assigned to \\
\hline <> & Register bit field \\
\hline E & In the set of \\
\hline italics & User defined term (font is courier) \\
\hline
\end{tabular}

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz , the normal instruction execution time is \(1 \mu \mathrm{~s}\). If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is \(2 \mu \mathrm{~s}\).
Table 15-2 lists the instructions recognized by the MPASM assembler.

Figure \(15-1\) shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXXX products, do not use the OPTION and TRIS instructions.
All examples use the following format to represent a hexadecimal number:

\section*{0xhh}
where h signifies a hexadecimal digit.

\section*{TABLE 15-2: PIC16CXXX INSTRUCTION SET}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Mnemonic, Operands}} & \multirow[t]{2}{*}{Description} & \multirow[t]{2}{*}{Cycles} & \multicolumn{4}{|c|}{14-Bit Opcode} & \multirow[t]{2}{*}{Status Affected} & \multirow[t]{2}{*}{Notes} \\
\hline & & & & MSb & & & LSb & & \\
\hline \multicolumn{10}{|l|}{BYTE-ORIENTED FILE REGISTER OPERATIONS} \\
\hline ADDWF & f, d & Add W and f & 1 & 00 & 0111 & dfff & ffff & C,DC,Z & 1,2 \\
\hline ANDWF & f, d & AND W with f & 1 & 00 & 0101 & dfff & ffff & Z & 1,2 \\
\hline CLRF & f & Clear f & 1 & 00 & 0001 & lfff & ffff & Z & 2 \\
\hline CLRW & - & Clear W & 1 & 00 & 0001 & 0 xxx & xxxx & Z & \\
\hline COMF & f, d & Complement f & 1 & 00 & 1001 & dfff & ffff & Z & 1,2 \\
\hline DECF & f, d & Decrement f & 1 & 00 & 0011 & dfff & ffff & Z & 1,2 \\
\hline DECFSZ & f, d & Decrement f, Skip if 0 & 1(2) & 00 & 1011 & dfff & ffff & & 1,2,3 \\
\hline INCF & f, d & Increment f & 1 & 00 & 1010 & dfff & ffff & Z & 1,2 \\
\hline INCFSZ & f, d & Increment f, Skip if 0 & 1(2) & 00 & 1111 & dfff & ffff & & 1,2,3 \\
\hline IORWF & f, d & Inclusive OR W with f & 1 & 00 & 0100 & dfff & ffff & Z & 1,2 \\
\hline MOVF & f, d & Move f & 1 & 00 & 1000 & dfff & ffff & Z & 1,2 \\
\hline MOVWF & f & Move W to f & 1 & 00 & 0000 & lfff & ffff & & \\
\hline NOP & - & No Operation & 1 & 00 & 0000 & 0xx0 & 0000 & & \\
\hline RLF & f, d & Rotate Left f through Carry & 1 & 00 & 1101 & dfff & ffff & C & 1,2 \\
\hline RRF & f, d & Rotate Right f through Carry & 1 & 00 & 1100 & dfff & ffff & C & 1,2 \\
\hline SUBWF & f, d & Subtract W from f & 1 & 00 & 0010 & dfff & ffff & C,DC,Z & 1,2 \\
\hline SWAPF & f, d & Swap nibbles in f & 1 & 00 & 1110 & dfff & ffff & & 1,2 \\
\hline XORWF & f, d & Exclusive OR W with \(f\) & 1 & 00 & 0110 & dfff & ffff & Z & 1,2 \\
\hline \multicolumn{10}{|l|}{BIT-ORIENTED FILE REGISTER OPERATIONS} \\
\hline BCF & f, b & Bit Clear f & 1 & 01 & 00bb & bfff & ffff & & 1,2 \\
\hline BSF & f, b & Bit Set f & 1 & 01 & 01bb & bfff & ffff & & 1,2 \\
\hline BTFSC & f, b & Bit Test f, Skip if Clear & 1 (2) & 01 & 10bb & bfff & ffff & & 3 \\
\hline BTFSS & f, b & Bit Test f, Skip if Set & 1 (2) & 01 & 11bb & bfff & ffff & & 3 \\
\hline \multicolumn{10}{|l|}{LITERAL AND CONTROL OPERATIONS} \\
\hline ADDLW & k & Add literal and W & 1 & 11 & 111x & kkkk & kkkk & C,DC,Z & \\
\hline ANDLW & k & AND literal with W & 1 & 11 & 1001 & kkkk & kkkk & Z & \\
\hline CALL & k & Call subroutine & 2 & 10 & 0 kkk & kkkk & kkkk & & \\
\hline CLRWDT & - & Clear Watchdog Timer & 1 & 00 & 0000 & 0110 & 0100 & \(\overline{\mathrm{TO}}, \overline{\mathrm{PD}}\) & \\
\hline GOTO & k & Go to address & 2 & 10 & 1 kkk & kkkk & kkkk & & \\
\hline IORLW & k & Inclusive OR literal with W & 1 & 11 & 1000 & kkkk & kkkk & Z & \\
\hline MOVLW & k & Move literal to W & 1 & 11 & 00xx & kkkk & kkkk & & \\
\hline RETFIE & - & Return from interrupt & 2 & 00 & 0000 & 0000 & 1001 & & \\
\hline RETLW & k & Return with literal in W & 2 & 11 & 01xx & kkkk & kkkk & & \\
\hline RETURN & - & Return from Subroutine & 2 & 00 & 0000 & 0000 & 1000 & & \\
\hline SLEEP & - & Go into standby mode & 1 & 00 & 0000 & 0110 & 0011 & TO, \(\overline{\text { PD }}\) & \\
\hline SUBLW & k & Subtract W from literal & 1 & 11 & 110x & kkkk & kkkk & C,DC,Z & \\
\hline XORLW & k & Exclusive OR literal with W & 1 & 11 & 1010 & kkkk & kkkk & Z & \\
\hline
\end{tabular}

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMR0 register (and, where applicable, \(d=1\) ), the prescaler will be cleared if assigned to the Timer0 Module.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

\subsection*{15.1 Instruction Descriptions}
\begin{tabular}{|c|c|c|c|c|}
\hline ADDLW & \multicolumn{4}{|l|}{Add Literal and W} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] ADDLW k} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq \mathrm{k} \leq 255\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\((\mathrm{W})+\mathrm{k} \rightarrow(\mathrm{W})\)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{C, DC, Z} \\
\hline Encoding: & 11 & 111x & kkkk & kkkk \\
\hline Description: & \multicolumn{4}{|l|}{The contents of the W register are added to the eight bit literal ' \(k\) ' and the result is placed in the W register.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & \multicolumn{2}{|l|}{Q1 Q2} & Q3 & Q4 \\
\hline & Decode & Read literal ' \(k\) ' & Process data & Write to W \\
\hline \multirow[t]{4}{*}{Example:} & \multicolumn{2}{|l|}{ADDLW 0x15} & & \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & After Inst & \begin{tabular}{l}
\[
w=
\] \\
uction
\end{tabular} & 0x10 & \\
\hline & & \(w=\) & 0x25 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline ADDWF & \multicolumn{4}{|l|}{Add W and f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] ADDWF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{\((\mathrm{W})+\) (f) \(\rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{C, DC, Z} \\
\hline Encoding: & 00 & 0111 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Add the contents of the W register with register ' f '. If ' d ' is 0 the result is stored in the W register. If ' d ' is 1 the result is stored back in register ' \(f\) '.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{gathered}
\text { Read } \\
\text { register } \\
\text { ' } \mathrm{f} \text { ' }
\end{gathered}
\] & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline
\end{tabular}

Example
\[
\text { ADDWF FSR, } 0
\]

Before Instruction
\(\mathrm{W}=0 \times 17\)

FSR \(=0 \times C 2\)
After Instruction
\(\mathrm{W}=0 \times \mathrm{D} 9\)
\(\mathrm{FSR}=0 \times \mathrm{C} 2\)

\begin{tabular}{|c|c|c|c|c|}
\hline ANDWF & \multicolumn{4}{|l|}{AND W with f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[labe\] ANDWF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(W) .AND. (f) \(\rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 0101 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If ' d ' is 1 the result is stored back in register ' \(f\) '.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read
register 'f' & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline \multirow[t]{5}{*}{Example} & \multicolumn{4}{|l|}{ANDWF FSR, 1} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & \multicolumn{4}{|l|}{\[
\begin{array}{cl}
\mathrm{W} & =0 \times 17 \\
\mathrm{FSR} & =0 \times \mathrm{C} 2
\end{array}
\]} \\
\hline & \multicolumn{4}{|l|}{After Instruction} \\
\hline & \multicolumn{2}{|l|}{} & \multicolumn{2}{|l|}{} \\
\hline BCF & \multicolumn{4}{|l|}{Bit Clear f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] BCF f,b} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& 0 \leq b \leq 7
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{\(0 \rightarrow(\mathrm{f}<\mathrm{b}>)\)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 01 & 00 bb & bfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Bit 'b' in register ' \(f\) ' is cleared.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read
register 'f' & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & \[
\begin{array}{|c|}
\text { Write ' } \\
\text { register 'f' }
\end{array}
\] \\
\hline \multirow[t]{2}{*}{Example} & \multicolumn{4}{|l|}{BCF FLAG_REG, 7} \\
\hline & \multicolumn{4}{|l|}{\begin{tabular}{l}
Before Instruction \\
FLAG_REG \(=0 \times C 7\) \\
After Instruction \\
FLAG_REG \(=0 \times 47\)
\end{tabular}} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline BSF & \multicolumn{4}{|l|}{Bit Set f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] BSF f,b} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& 0 \leq b \leq 7
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{\(1 \rightarrow\) ( \(\mathrm{f}<\mathrm{b}>\) )} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 01 & 01bb & bfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Bit 'b' in register 'f' is set.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { register } \\
& \text { 'f' }
\end{aligned}
\] & Process data & Write register ' f ' \\
\hline \multirow[t]{2}{*}{Example} & BSF & \multicolumn{2}{|l|}{LAG_REG,} & \\
\hline & \begin{tabular}{l}
Before In \\
After Instr
\end{tabular} & truction LAG_R uction LAG_R & \[
\begin{aligned}
& G=0 \times 0 \\
& G=0 \times 8 .
\end{aligned}
\] & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline BTFSS & \multicolumn{4}{|l|}{Bit Test \(\mathbf{f}\), Skip if Set} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] BTFSS f,b} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& 0 \leq b<7
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{skip if ( \(f<b>\) ) \(=1\)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 01 & 11bb & bfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{\begin{tabular}{l}
If bit ' \(b\) ' in register ' \(f\) ' is ' 0 ' then the next instruction is executed. \\
If bit ' \(b\) ' is ' 1 ', then the next instruction is discarded and a NOP is executed instead, making this a 2 TcY instruction.
\end{tabular}} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1(2)} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read register 'f' & Process data & NoOperation \\
\hline \multirow[t]{3}{*}{If Skip:} & \multicolumn{4}{|l|}{(2nd Cycle)} \\
\hline & Q1 & Q2 & Q3 & Q4 \\
\hline & No-
Operation & NoOperation & NoOperation & NoOperation \\
\hline \multirow[t]{10}{*}{Example} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{BTFSC
Goto} & \multicolumn{2}{|l|}{FLAG, 1} \\
\hline & & & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{PROCESS_CODE}} \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
FALSE \\
TRUE
\end{tabular}} & GOto & & \\
\hline & & \multicolumn{3}{|l|}{-} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{\(\begin{aligned} & \text { PC }= \\ & \text { address } \\ & \text { Aftruction }\end{aligned}\)}} \\
\hline & & & & \\
\hline & \multicolumn{4}{|l|}{if \(\mathrm{FLAG}<1>=0\),} \\
\hline & & \multicolumn{2}{|l|}{\[
\text { if } \operatorname{FLAG}<1>=1 \text {, }
\]} & \\
\hline & \multicolumn{4}{|c|}{\[
\mathrm{PC}=\quad \text { address TRUE }
\]} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline CALL & \multicolumn{4}{|l|}{Call Subroutine} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] CALL k} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq \mathrm{k} \leq 2047\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& (\mathrm{PC})+1 \rightarrow \mathrm{TOS}, \\
& \mathrm{k} \rightarrow \mathrm{PC}<10: 0> \\
& (\mathrm{PCLATH}<4: 3>) \rightarrow \mathrm{PC}<12: 11>
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 10 & 0kkk & kkkk & kkkk \\
\hline Description: & \multicolumn{4}{|l|}{Call Subroutine. First, return address ( \(\mathrm{PC}+1\) ) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{2} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity: 1st Cycle} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \begin{tabular}{|c|c|} 
Read \\
literal 'k', \\
Push PC \\
to Stack
\end{tabular} & Process data & Write to PC \\
\hline 2nd Cycle & NoOperation &  & NoOperation & NoOperation \\
\hline Example & \multicolumn{2}{|l|}{HERE CALL} & \multicolumn{2}{|l|}{THERE} \\
\hline & \begin{tabular}{l}
Before In \\
After Inst
\end{tabular} & \begin{tabular}{l}
struction \\
\(P C=A\) \\
truction \\
\(\mathrm{PC}=\mathrm{Ad}\) \\
TOS =
\end{tabular} & \begin{tabular}{l}
ddress HER \\
ddress THE \\
ddress HER
\end{tabular} & \begin{tabular}{l}
RE \\
ERE \\
RE+1
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline CLRF & \multicolumn{4}{|l|}{Clear f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] CLRF f} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq f \leq 127\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 00 \mathrm{~h} \rightarrow \text { (f) } \\
& 1 \rightarrow 7
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 0001 & 1fff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{The contents of register ' \(f\) ' are cleared and the \(Z\) bit is set.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { register } \\
& \text { 'f' }
\end{aligned}
\] & Process data & Write '
register ' \(f\) ' \\
\hline
\end{tabular}

Example
CLRF FLAG_REG
\begin{tabular}{rl} 
Before Instruction & \\
FLAG_REG & \(=0 \times 5 \mathrm{~A}\) \\
After Instruction \\
FLAG_REG & \(=0 \times 00\) \\
Z & \(=1\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline CLRW & \multicolumn{4}{|l|}{Clear W} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] CLRW} \\
\hline Operands: & \multicolumn{4}{|l|}{None} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 00 \mathrm{~h} \rightarrow(\mathrm{~W}) \\
& 1 \rightarrow \mathrm{Z}
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 0001 & 0xxx & xxxx \\
\hline Description: & \multicolumn{4}{|l|}{W register is cleared. Zero bit \((Z)\) is set.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & NoOperation & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to W \\
\hline \multirow[t]{5}{*}{Example} & \multicolumn{4}{|l|}{CLRW} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & After Inst & \begin{tabular}{l}
W = \\
ruction
\end{tabular} & 0x5A & \\
\hline & & \(W=\) & 0x00 & \\
\hline & & Z = & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline CLRWDT & \multicolumn{4}{|l|}{Clear Watchdog Timer} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] CLRWDT} \\
\hline Operands: & \multicolumn{4}{|l|}{None} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 00 \mathrm{~h} \rightarrow \text { WDT } \\
& 0 \rightarrow \text { WDT prescaler, } \\
& 1 \rightarrow \overline{\mathrm{TO}} \\
& 1 \rightarrow \overline{\mathrm{PD}}
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{\(\overline{\text { TO, }} \overline{\mathrm{PD}}\)} \\
\hline Encoding: & 00 & 0000 & 0110 & 0100 \\
\hline Description: & \multicolumn{4}{|l|}{CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & ( \(\begin{gathered}\text { No- } \\ \text { Operation }\end{gathered}\) & Process data &  \\
\hline \multirow[t]{6}{*}{Example} & \multicolumn{4}{|l|}{CLRWDT} \\
\hline & \multicolumn{4}{|l|}{WDT counter = After Instruction} \\
\hline & \multicolumn{3}{|r|}{WDT counter =} & 0x00 \\
\hline & \multicolumn{4}{|c|}{WDT prescaler \(=0\)} \\
\hline & \multicolumn{2}{|r|}{TO} & \multicolumn{2}{|l|}{\(=\)} \\
\hline & \multicolumn{2}{|r|}{\(\overline{\text { PD }}\)} & \multicolumn{2}{|l|}{\(=1\)} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline COMF & \multicolumn{4}{|l|}{Complement f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] COMF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{\((\overline{\mathrm{f}}) \rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 1001 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{The contents of register ' \(f\) ' are complemented. If ' \(d\) ' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register ' f '.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { register } \\
& \text { ' } \mathrm{f} \text { ' }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline \multirow[t]{2}{*}{Example} & COMF & \multicolumn{3}{|c|}{REG1, 0} \\
\hline & \begin{tabular}{l}
Before \\
After Ins
\end{tabular} & struction
REG1
ruction
REG1
W & \[
\begin{aligned}
& =0 \times 13 \\
& =0 \times 13 \\
& =0 \times E C
\end{aligned}
\] & \\
\hline DECF & \multicolumn{4}{|l|}{Decrement f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] DECF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(f) - \(1 \rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 0011 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register ' \(f\) '.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { register } \\
& \text { ' } \mathrm{f} \text { ' }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline \multirow[t]{7}{*}{Example} & \multicolumn{4}{|l|}{DECF CNT, 1} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & \multicolumn{2}{|r|}{CNT} & \multicolumn{2}{|l|}{\(=0 \times 01\)} \\
\hline & & Z & \(=0\) & \\
\hline & \multicolumn{4}{|l|}{After Instruction} \\
\hline & \multicolumn{2}{|l|}{} & \multicolumn{2}{|l|}{\(=0 \times 00\)} \\
\hline & \multicolumn{2}{|r|}{Z} & \(=1\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline DECFSZ & \multicolumn{4}{|l|}{Decrement f, Skip if 0} & GOTO & \multicolumn{4}{|l|}{Unconditional Branch} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] DECFSZ f,d} & Syntax: & \multicolumn{4}{|l|}{[ label] GOTO k} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
Operands: \\
Operation:
\end{tabular}} & \multicolumn{4}{|l|}{\[
\mathrm{k} \rightarrow \mathrm{PC}<10: 0>
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(f) - \(1 \rightarrow\) (destination); skip if result \(=0\)} & & \multicolumn{4}{|l|}{\begin{tabular}{l}
PCLATH<4:3> \(\rightarrow \mathrm{PC}<12: 11>\) \\
None
\end{tabular}} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} & & 10 & 1 kkk & kkkk & kkkk \\
\hline Encoding: & 00 & 1011 & dfff & ffff & \begin{tabular}{l}
Status Affected: \\
Encoding: \\
Description:
\end{tabular} & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.}} \\
\hline Description: & \multicolumn{4}{|l|}{The contents of register ' \(f\) ' are decremented. If ' \(d\) ' is 0 the result is placed in the W register. If ' \(d\) ' is 1 the result is placed back in register ' \(f\) '. If the result is 1 , the next instruction, is executed. If the result is 0 , then a NOP is executed instead making it a 2TCY instruction.} & \begin{tabular}{l}
Words: \\
Cycles:
\end{tabular} & & & & \\
\hline Words: & \multicolumn{4}{|l|}{1} & Q Cycle Activity: & Q1 & Q2 & Q3 & Q4 \\
\hline Cycles: & \multicolumn{4}{|l|}{1(2)} & 1st Cycle & Decode & Read literal ' \(k\) ' & Process data & Write to PC \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & \multicolumn{2}{|l|}{Q3 Q4} & \multirow[t]{2}{*}{2nd Cycle} & \multirow[t]{2}{*}{NoOperation} & \multirow[t]{2}{*}{NoOperation} & \multirow[t]{2}{*}{NoOperation} & \multirow[t]{2}{*}{NoOperation} \\
\hline & Decode & Read register 'f' & Process data & Write to destination & & & & & \\
\hline \multirow[t]{3}{*}{If Skip:} & \multicolumn{4}{|l|}{(2nd Cycle)} & \multirow[t]{6}{*}{Example} & \multicolumn{4}{|l|}{GOTO THERE} \\
\hline & \multirow[t]{2}{*}{\(\frac{\text { Q1 }}{\substack{\text { No- } \\ \text { Operation }}}\)} & Q2 & Q3 & Q4 & & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{After Instruction
\[
P C=
\]}} & \multirow[b]{2}{*}{Address} & \multirow[b]{2}{*}{THERE} \\
\hline & & NoOperation & NoOperation & NoOperation & & & & & \\
\hline Example & HERE & \multicolumn{3}{|l|}{\(\begin{array}{ll}\text { DECFSZ } & \text { CNT, } 1 \\ \text { GOTO } & \text { LOOP }\end{array}\)} & & & & & \\
\hline \multicolumn{5}{|c|}{CONTINUE •} & & & & & \\
\hline & \multicolumn{4}{|l|}{\[
\begin{aligned}
\text { CNT } & =\text { CNT }-1 \\
\text { if CNT } & =0, \\
\text { PC } & =\text { address CONTINUE } \\
\text { if CNT } & \neq \\
\mathrm{PC} & =\text { address HERE }+1
\end{aligned}
\]} & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline INCF & \multicolumn{4}{|l|}{Increment f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] INCF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(f) \(+1 \rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 1010 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{The contents of register ' \(f\) ' are incremented. If 'd' is 0 the result is placed in the W register. If ' d ' is 1 the result is placed back in register 'f'.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{gathered}
\text { Read } \\
\text { register } \\
\text { 'f' }
\end{gathered}
\] & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline \multirow[t]{7}{*}{Example} & INCF & CNT, & \multicolumn{2}{|l|}{1} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & \multicolumn{2}{|r|}{CNT} & \multicolumn{2}{|l|}{\(=0 x F F\)} \\
\hline & & Z & \(=0\) & \\
\hline & \multicolumn{4}{|l|}{After Instruction} \\
\hline & \multicolumn{2}{|r|}{CNT} & \multicolumn{2}{|l|}{\(=0 \times 00\)} \\
\hline & \multicolumn{2}{|r|}{Z} & \multicolumn{2}{|l|}{\(=1\)} \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline IORLW & \multicolumn{4}{|l|}{Inclusive OR Literal with W} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] IORLW k} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq \mathrm{k} \leq 255\)} \\
\hline Operation: & \multicolumn{4}{|l|}{(W) .OR. \(\mathrm{k} \rightarrow\) (W)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 11 & 1000 & kkkk & kkkk \\
\hline Description: & \multicolumn{4}{|l|}{The contents of the W register is OR'ed with the eight bit literal ' \(k\) '. The result is placed in the W register.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline Q Cycle Activity: & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read literal ' \(k\) ' & Process data & Write to W \\
\hline
\end{tabular}

Example

IORLW 0×35
Before Instruction
\[
W=0 \times 9 A
\]

After Instruction
\(\mathrm{W}=0 \times B F\)
\(Z=1\)

\begin{tabular}{|c|c|c|c|c|}
\hline MOVF & \multicolumn{4}{|l|}{Move f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] MOVF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(f) \(\rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 1000 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{The contents of register \(f\) is moved to a destination dependant upon the status of \(d\). If \(d=0\), destination is \(W\) register. If \(d=1\), the destination is file register \(f\) itself. \(\mathrm{d}=1\) is useful to test a file register since status flag Z is affected.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read register 'f' & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to destination \\
\hline Example & \multicolumn{4}{|l|}{MOVF FSR,} \\
\hline & \multicolumn{4}{|l|}{After Instruction
\[
\begin{aligned}
& W=\text { value in FSR register } \\
& Z=1
\end{aligned}
\]} \\
\hline MOVLW & \multicolumn{4}{|l|}{Move Literal to W} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] MOVLW k} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq k \leq 255\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\(\mathrm{k} \rightarrow(\mathrm{W})\)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 11 & 00xx & kkkk & kkkk \\
\hline Description: & \multicolumn{4}{|l|}{The eight bit literal ' \(k\) ' is loaded into W register. The don't cares will assemble as O's.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { literal 'k' }
\end{aligned}
\] & \[
\begin{aligned}
& \text { Process } \\
& \text { data }
\end{aligned}
\] & Write to w \\
\hline Example & MOVLW & \(0 \times 5 \mathrm{~A}\) & & \\
\hline & After Inst & ruction
W = & \(0 \times 5 \mathrm{~A}\) & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline MOVWF & \multicolumn{4}{|l|}{Move W to f} \\
\hline Syntax: & \multicolumn{2}{|l|}{[ label] MOVWF} & \multicolumn{2}{|l|}{\(f\)} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq f \leq 127\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\((\mathrm{W}) \rightarrow\) (f)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 00 & 0000 & 1fff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Move data from W register to register 'f'.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read register 'f' & Process data & \[
\begin{gathered}
\text { Write } \\
\text { register 'f' }
\end{gathered}
\] \\
\hline \multirow[t]{7}{*}{Example} & \multicolumn{4}{|l|}{MOVWF OPTION_REG} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & \multicolumn{4}{|c|}{OPTION = 0xFF} \\
\hline & \multicolumn{4}{|c|}{\(\mathrm{W}=0 \times 4 \mathrm{~F}\)} \\
\hline & \multicolumn{4}{|l|}{After Instruction} \\
\hline & \multicolumn{4}{|c|}{OPTION \(=0 \times 4 \mathrm{~F}\)} \\
\hline & \multicolumn{4}{|c|}{\(\mathrm{W}=0 \times 4 \mathrm{~F}\)} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline NOP & \multicolumn{4}{|l|}{No Operation} \\
\hline Syntax: & [ label] & \multicolumn{3}{|l|}{NOP} \\
\hline Operands: & \multicolumn{4}{|l|}{None} \\
\hline Operation: & \multicolumn{4}{|l|}{No operation} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 00 & 0000 & 0xx0 & 0000 \\
\hline Description: & \multicolumn{4}{|l|}{No operation.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & NoOperation & NoOperation & \[
\begin{gathered}
\text { No- } \\
\text { Operation }
\end{gathered}
\] \\
\hline
\end{tabular}
Example NOP
\begin{tabular}{|ll|l|l|}
\hline OPTION & \multicolumn{2}{l|}{ Load Option Register } \\
\hline Syntax: & [ label] OPTION \\
Operands: & None \\
Operation: & (W) \(\rightarrow\) OPTION \\
Status Affected: & None \\
Encoding: & 00 & 0000 & 0110 \\
Description: & \begin{tabular}{l} 
The contents of the W register are \\
loaded in the OPTION register. This \\
instruction is supported for code com- \\
patibility with PIC16C5X products. \\
Since OPTION is a readable/writable \\
register, the user can directly address \\
it.
\end{tabular} \\
Words: & \begin{tabular}{l}
1 \\
Cycles: \\
Example
\end{tabular} & \begin{tabular}{l}
1 \\
\end{tabular} & \begin{tabular}{l} 
To maintain upward compatibility \\
with future PIC16CXX products, do \\
not use this instruction.
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline RETLW & \multicolumn{4}{|l|}{Return with Literal in W} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] RETLW k} \\
\hline Operands: & \multicolumn{4}{|l|}{\(0 \leq k \leq 255\)} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& \mathrm{k} \rightarrow(\mathrm{~W}) ; \\
& \mathrm{TOS} \rightarrow \mathrm{PC}
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 11 & 01xx & kkkk & kkkk \\
\hline Description: & \multicolumn{4}{|l|}{The W register is loaded with the eight bit literal ' \(k\) '. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{2} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity: 1st Cycle} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read literal ' \(k\) ' & No-
Operation & Write to W, Pop from the Stack \\
\hline 2nd Cycle & NoOperation & \[
\begin{array}{|c}
\text { No- } \\
\text { Operation }
\end{array}
\] & \[
\left|\begin{array}{c}
\text { No- } \\
\text { Operation }
\end{array}\right|
\] & NoOperation \\
\hline \multirow[t]{12}{*}{\(\begin{array}{ll}\text { Example } & \\ \\ & \text { TABLE }\end{array}\)} & \multicolumn{4}{|l|}{CALL TABLE ; W contains table ; offset value} \\
\hline & \multicolumn{4}{|l|}{: \(\quad\);W now has table value} \\
\hline & \multicolumn{4}{|l|}{-} \\
\hline & \multicolumn{4}{|l|}{ADDWF PC ;W = offset} \\
\hline & \multicolumn{4}{|l|}{RETLW k1 \(\quad\); Begin table
RETLW k2} \\
\hline & \multicolumn{4}{|l|}{-} \\
\hline & \multicolumn{4}{|l|}{-} \\
\hline & \multicolumn{4}{|l|}{Retlw kn ; End of table} \\
\hline & \multicolumn{4}{|l|}{Before Instruction} \\
\hline & & W = & \(0 \times 07\) & \\
\hline & \multicolumn{4}{|l|}{After Instruction} \\
\hline & \multicolumn{2}{|r|}{\(\mathrm{W}=\)} & \multicolumn{2}{|l|}{value of k8} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline RETURN & \multicolumn{4}{|l|}{Return from Subroutine} \\
\hline Syntax: & \multicolumn{4}{|l|}{[ label] RETURN} \\
\hline Operands: & \multicolumn{4}{|l|}{None} \\
\hline Operation: & \multicolumn{4}{|l|}{TOS \(\rightarrow\) PC} \\
\hline Status Affected: & \multicolumn{4}{|l|}{None} \\
\hline Encoding: & 00 & 0000 & 0000 & 1000 \\
\hline Description: & \multicolumn{4}{|l|}{Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{2} \\
\hline Q Cycle Activity: & Q1 & Q2 & Q3 & Q4 \\
\hline 1st Cycle & Decode & NoOperation & NoOperation & Pop from the Stack \\
\hline 2nd Cycle & NoOperation & NoOperation & NoOperation & NoOperation \\
\hline
\end{tabular}

Example
RETURN
After Interrupt
PC = TOS

\begin{tabular}{ll} 
RRF & \multicolumn{4}{l}{ Rotate Right f through Carry } \\
\hline Syntax: & {\([\) label \(]\) RRF f,d } \\
Operands: & \begin{tabular}{l}
\(0 \leq \mathrm{f} \leq 127\) \\
\(\mathrm{~d} \in[0,1]\)
\end{tabular} \\
Operation: & See description below \\
Status Affected: & C \\
Encoding: & 00 \\
\hline
\end{tabular}

Description:
The contents of register ' \(f\) ' are rotated one bit to the right through the Carry Flag. If ' d ' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register ' f '.


Words:
Cycles:
1

Q Cycle Activity:


Example
RRF
REG1, 0
Before Instruction
\begin{tabular}{ll} 
REG1 & \(=11100110\) \\
C & \(=0\)
\end{tabular}

After Instruction
\begin{tabular}{lll} 
REG1 & \(=11100110\) \\
W & \(=01110011\) \\
C & \(=0\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Syntax: & \multicolumn{4}{|l|}{[ label] SLEEP} \\
\hline Operands: & \multicolumn{4}{|l|}{None} \\
\hline Operation: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 00 \mathrm{~h} \rightarrow \text { WDT, } \\
& 0 \rightarrow \text { WDT prescaler, } \\
& 1 \rightarrow \overline{\mathrm{TO}}, \\
& 0 \rightarrow \overline{\mathrm{PD}}
\end{aligned}
\]} \\
\hline Status Affected: & \multicolumn{4}{|l|}{TO, \(\overline{\mathrm{PD}}\)} \\
\hline Encoding: & 00 & 0000 & 0110 & 0011 \\
\hline Description: & \multicolumn{4}{|l|}{\begin{tabular}{l}
The power-down status bit, \(\overline{\mathrm{PD}}\) is cleared. Time-out status bit, \(\overline{\mathrm{TO}}\) is set. Watchdog Timer and its prescaler are cleared. \\
The processor is put into SLEEP mode with the oscillator stopped. See Section 14.8 for more details.
\end{tabular}} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline Q Cycle Activity: & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & NoOperation & NoOperation & Go to Sleep \\
\hline
\end{tabular}

Example:

SUBLW Subtract W from Literal
\begin{tabular}{ll}
\hline Syntax: & {\([\) label] SUBLW k} \\
Operands: & \(0 \leq \mathrm{k} \leq 255\) \\
Operation: & \(\mathrm{k}-(\mathrm{W}) \rightarrow\) (W) \\
Status Affected: & \(\mathrm{C}, \mathrm{DC}, \mathrm{Z}\) \\
Encoding: & 11 \\
& 110 x \\
&
\end{tabular}

Description: The W register is subtracted (2's complement method) from the eight bit literal ' \(k\) '. The result is placed in the W register.

Words: 1
Cycles: \(\quad 1\)
\begin{tabular}{|c|c|c|c|c|}
\hline Q Cycle Activity: & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & Read literal ' \(k\) ' & Process data & Write to W \\
\hline
\end{tabular}

Example 1: SUBLW \(0 \times 02\)
Before Instruction
\(\mathrm{W}=1\)
\(\mathrm{C}=?\)
\(\mathrm{Z}=?\)

After Instruction
\(\mathrm{W}=1\)
\(\mathbf{C}=1 ;\) result is positive
\(\mathrm{Z}=0\)

Example 2: Before Instruction
\(\mathrm{W}=2\)
\(\mathrm{C}=?\)
\(\mathrm{Z}=?\)

After Instruction
\begin{tabular}{rl}
W & \(=0\) \\
C & \(=1\); result is zero \\
Z & \(=1\)
\end{tabular}

\section*{Example 3: Before Instruction}
\(\mathrm{W}=3\)
\(\mathrm{C}=?\)
\(\mathrm{Z}=?\)

After Instruction
\(W=0 \times F F\)
\(C=0 ;\) result is nega-
tive \(=0\)
\(Z=0\)



After Instruction
\[
W=0 \times 1 \mathrm{~A}
\]
\begin{tabular}{|c|c|c|c|c|}
\hline XORWF & \multicolumn{4}{|l|}{Exclusive OR W with f} \\
\hline Syntax: & \multicolumn{4}{|l|}{[label] XORWF f,d} \\
\hline Operands: & \multicolumn{4}{|l|}{\[
\begin{aligned}
& 0 \leq f \leq 127 \\
& d \in[0,1]
\end{aligned}
\]} \\
\hline Operation: & \multicolumn{4}{|l|}{(W).XOR. (f) \(\rightarrow\) (destination)} \\
\hline Status Affected: & \multicolumn{4}{|l|}{Z} \\
\hline Encoding: & 00 & 0110 & dfff & ffff \\
\hline Description: & \multicolumn{4}{|l|}{Exclusive OR the contents of the W register with register ' \(f\) '. If ' 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register ' \(f\) '.} \\
\hline Words: & \multicolumn{4}{|l|}{1} \\
\hline Cycles: & \multicolumn{4}{|l|}{1} \\
\hline \multirow[t]{2}{*}{Q Cycle Activity:} & Q1 & Q2 & Q3 & Q4 \\
\hline & Decode & \[
\begin{aligned}
& \text { Read } \\
& \text { register }
\end{aligned}
\]
'f' & Process data & Write to destination \\
\hline Example & XORWF & REG & , & \\
\hline
\end{tabular}

Before Instruction
\[
\begin{array}{ll}
\text { REG } & =0 \times A F \\
\mathrm{~W} & =0 \times B 5
\end{array}
\]

After Instruction
\[
\begin{array}{ll}
\text { REG } & =0 \times 1 \mathrm{~A} \\
\mathrm{~W} & =0 \times B 5
\end{array}
\]

\subsection*{16.0 DEVELOPMENT SUPPORT}

\subsection*{16.1 Development Tools}

The PICmicro \({ }^{\text {TM }}\) microcontrollers are supported with a full range of hardware and software development tools:
- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE \({ }^{\circledR}\) II Universal Programmer
- PICSTART \({ }^{\circledR}\) Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB \({ }^{\text {T }}\) SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy Logic Development System
(fuzzyTECH \({ }^{\circledR}\)-MP)

\subsection*{16.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE}

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB \({ }^{\text {TM }}\) Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.
Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.
The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows \({ }^{\circledR} 3\).x environment were chosen to best make these features available to you, the end user.
A CE compliant version of PICMASTER is available for European Union (EU) countries.

\subsection*{16.3 ICEPIC: Low-Cost PIC16CXXX In-Circuit Emulator}

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.
ICEPIC is designed to operate on PC-compatible machines ranging from \(286-\mathrm{AT}^{\circledR}\) through Pentium \({ }^{\text {™ }}\) based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

\subsection*{16.4 PRO MATE II: Universal Programmer}

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.
The PRO MATE II has programmable VdD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

\subsection*{16.5 PICSTART Plus Entry Level Development System}

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.
PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

\subsection*{16.6 PICDEM-1 Low-Cost PICmicro Demonstration Board}

The PICDEM- 1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

\subsection*{16.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board}

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the \(I^{2} \mathrm{C}\) bus and separate headers for connection to an LCD module and a keypad.

\subsection*{16.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board}

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include
an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

\subsection*{16.9 MPLABTM Integrated Development Environment Software}

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:
- A full featured editor
- Three operating modes
- editor
- emulator
- simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:
- Edit your source files (either assembly or 'C’)
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

\subsection*{16.10 Assembler (MPASM)}

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.
MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.
- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.
MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

\subsection*{16.11 Software Simulator (MPLAB-SIM)}

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.
MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

\subsection*{16.12 C Compiler (MPLAB-C)}

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PICmicro family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

\subsection*{16.13 Fuzzy Logic Development System (fuzzyTECH-MP)}
fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.
Both versions include Microchip's fuzzyLABTM demonstration board for hands-on experience with fuzzy logic systems implementation.

\subsection*{16.14 MP-DriveWay \({ }^{\text {TM }}\) - Application Code Generator}

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PICmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

\subsection*{16.15 SEEVAL \(^{\circledR}\) Evaluation and Programming System}

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials \({ }^{\mathrm{TM}}\) and secure serials. The Total Endurance \({ }^{\mathrm{TM}}\) Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

\subsection*{16.16 KEELOQ \({ }^{\circledR}\) Evaluation and Programming Tools}

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 16-1: DEVELOPMENT TOOLS FROM MICROCHIP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline  & & & & & & & & & & > & I & & & & & > \\
\hline  & & & & & & & > & & & > & & > & & & & \\
\hline 즛
N
N
은 &  & & J & J & & & & & > & > & & & & & & \\
\hline  & > & & > & > & > & > & & & > & > & & & > & & & \\
\hline  & \} & & > & \[
\rangle
\] & \[
\rangle
\] & & & & \[
\rangle
\] & 3 & & & & & > & \\
\hline  & J & > & J & > & \[
>
\] & > & & \[
\rangle
\] & \[
\rangle
\] & I & & & > & & & \\
\hline  & > & > & > & \[
\rangle
\] & \[
\rangle
\] & \[
\rangle
\] & & \[
\rangle
\] & \[
\rangle
\] & > & & & & I & & \\
\hline  & > & > & > & \[
\partial
\] & \[
\rangle
\] & \[
\partial
\] & & D & \[
\rangle
\] & > & & & & I & & \\
\hline  & J & > & > & > & \[
\partial
\] & \[
\rangle
\] & & & > & > & & & > & & & \\
\hline  & > & > & > & J & > & > & & > & > & > & & & J & & & \\
\hline \begin{tabular}{l} 
¢ \\
\hline ¢ \\
¢ \\
\(\frac{0}{2}\)
\end{tabular} & J & & > & > & > & & & & > & 1 & & & & & & \\
\hline ¢
㐅
¢
N
은 & > & > & > & > & > & & & & > & > & & & & & & \\
\hline &  &  &  &  &  &  &  &  &  &  &  &  &  &  &  &  \\
\hline & słonpod & -1epmus & & & -1 әемщоs & & & & stemue. & enord & & & spıe & 09 & แәa & \\
\hline
\end{tabular}

\subsection*{17.0 ELECTRICAL CHARACTERISTICS}
Absolute Maximum Ratings \(\dagger\)
Ambient temperature under bias ..... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage temperature ..... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Voltage on any pin with respect to Vss (except Vdd, \(\overline{M C L R}\), and RA4) ..... -0.3 V to (VDD +0.3 V )
Voltage on VdD with respect to Vss ..... -0.3 V to +7.5 V
Voltage on \(\overline{M C L R}\) with respect to Vss ..... 0 V to +14 V
Voltage on RA4 with respect to Vss ..... 0 V to +14 V
Total power dissipation (Note 1) ..... 1.0W
Maximum current out of Vss pin ..... 300 mA
Maximum current into VDD pin ..... 250 mA
Input clamp current, IIK (VI < 0 or \(\mathrm{VI}>\mathrm{VDD}\) ). ..... \(\pm 20 \mathrm{~mA}\)
Output clamp current, Iok (Vo < 0 or Vo > VDD) ..... \(\pm 20 \mathrm{~mA}\)
Maximum output current sunk by any I/O pin ..... 10 mA
Maximum output current sourced by any I/O pin ..... 10 mA
Maximum current sunk by all Ports combined ..... 200 mA
Maximum current sourced by all Ports combined ..... 200 mA
Note 1: Power dissipation is calculated as follows: PDIS \(=\mathrm{VDD} \times\left\{\mathrm{IDD}-\sum \mathrm{IOH}\right\}+\sum\{(\mathrm{VDD}-\mathrm{VOH}) \times \mathrm{IOH}\}+\sum(\mathrm{VOl} \times \mathrm{lOL})\)
\(\dagger\) NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

\section*{TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)}
\begin{tabular}{|c|c|c|c|c|}
\hline OSC & PIC16C923-04 PIC16C924-04 & PIC16C923-08 PIC16C924-08 & PIC16LC923-04 PIC16LC924-04 & CL Devices \\
\hline RC & \begin{tabular}{l}
VDD: 4.0 V to 6.0 V \\
IDD: 5 mA max. at 5.5 V \\
IPD: \(21 \mu \mathrm{~A}\) max. at 4 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l} 
VDD: 4.5 V to 5.5 V \\
IDD: 2.7 mA typ. at 5.5 V \\
IPD: \(1.5 \mu \mathrm{typ}\) at 4 V \\
Freq: 4 MHz max. \\
\hline
\end{tabular} & \begin{tabular}{l}
VDD: 2.5V to 6.0V \\
IDD: 3.8 mA max. at 3.0 V \\
IPD: \(5 \mu \mathrm{~A}\) max. at 3 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 2.5V to 6.0 V \\
IDD: 5 mA max. at 5.5 V \\
IPD: \(21 \mu \mathrm{~A}\) max. at 4 V \\
Freq: 4 MHz max.
\end{tabular} \\
\hline XT & \begin{tabular}{l}
VDD: 4.0 V to 6.0 V \\
IDD: 5 mA max. at 5.5 V \\
IPD: \(21 \mu \mathrm{~A}\) max. at 4 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 4.5 V to 5.5 V \\
IDD: 2.7 mA typ. at 5.5 V \\
IPD: \(1.5 \mu \mathrm{~A}\) typ. at 4 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 2.5 V to 6.0 V \\
IDD: 3.8 mA max. at 3.0 V \\
IPD: \(5 \mu \mathrm{~A}\) max. at 3 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 2.5 V to 6.0 V \\
IDD: 5 mA max. at 5.5 V \\
IPD: \(21 \mu \mathrm{~A}\) max. at 4 V \\
Freq: 4 MHz max.
\end{tabular} \\
\hline HS & \begin{tabular}{l}
VDD: 4.5 V to 5.5 V \\
IDD: 3.5 mA typ. at 5.5 V \\
IPD: \(1.5 \mu \mathrm{~A}\) typ. at 4.5 V \\
Freq: 4 MHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 4.5 V to 5.5 V \\
IDD: 7 mA max. at 5.5 V \\
IPD: \(1.5 \mu \mathrm{~A}\) typ. at 4.5 V \\
Freq: 8 MHz max.
\end{tabular} & Do not use in HS mode & \begin{tabular}{l}
VDD: 4.5 V to 5.5 V \\
IDD: 7 mA max. at 5.5 V \\
IPD: \(1.5 \mu \mathrm{~A}\) typ. at 4.5 V \\
Freq: 8 MHz max.
\end{tabular} \\
\hline LP & \begin{tabular}{l}
VDD: 4.0 V to 6.0 V \\
IDD: \(22.5 \mu \mathrm{~A}\) typ. \\
at \(32 \mathrm{kHz}, 4.0 \mathrm{~V}\) \\
IPD: \(1.5 \mu \mathrm{~A}\) typ. at 4.0 V \\
Freq: 200 kHz max.
\end{tabular} & Do not use in LP mode & \begin{tabular}{l}
VDD: 2.5V to 6.0V \\
IDD: \(30 \mu \mathrm{~A}\) max. at \(32 \mathrm{kHz}, 3.0 \mathrm{~V}\) \\
IPD: \(5 \mu \mathrm{~A}\) max. at 3.0 V \\
Freq: 200 kHz max.
\end{tabular} & \begin{tabular}{l}
VDD: 2.5 V to 6.0 V \\
IDD: \(30 \mu \mathrm{~A}\) max. \\
at \(32 \mathrm{kHz}, 3.0 \mathrm{~V}\) \\
IPD: \(5 \mu \mathrm{~A}\) max. at 3.0 V \\
Freq: 200 kHz max.
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.
}

\subsection*{17.1 DC Characteristics: PIC16C923/924-04 (Commercial, Industrial) PIC16C923/924-08 (Commercial, Industrial)}

* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\).
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula \(\mathrm{Ir}=\mathrm{VDD} / 2\) Rext \((\mathrm{mA})\) with Rext in kOhm.
5: The \(\Delta\) current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
6: PWRT must be enabled for slow ramps.
7: \(\Delta\) ILCDT1 and \(\triangle\) ILCDRC includes the current consumed by the LCD Module and the voltage generation circuitry. This does not include current dissipated by the LCD panel.

\subsection*{17.2 DC Characteristics:}

\section*{PIC16LC923/924-04 (Commercial, Industrial)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{DC CHARACTERISTICS}} & \multicolumn{5}{|l|}{Standard Operating Conditions (unless otherwise stated)} \\
\hline & & & \multicolumn{4}{|l|}{Operating temperature} & \(\leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) for commercial \\
\hline Param No. & Characteristic & Sym & Min & Typt & Max & Units & Conditions \\
\hline D001 & Supply Voltage & VDD & 2.5 & - & 6.0 & V & LP, XT, RC osc configuration \\
\hline D002* & RAM Data Retention Voltage (Note 1) & VDR & - & 1.5 & - & V & \\
\hline D003 & VDD start voltage to ensure internal Power-on Reset signal & VPOR & - & Vss & - & V & See Power-on Reset section for details \\
\hline D004* & VDD rise rate to ensure internal Power-on Reset signal & SVDD & 0.05 & - & - & V/ms & (Note 6) See Power-on Reset section for details \\
\hline \[
\begin{aligned}
& \hline \text { D010 } \\
& \text { D011 }
\end{aligned}
\] & Supply Current (Note 2) & IDD & - & \[
\begin{aligned}
& 2.0 \\
& 13.5
\end{aligned}
\] & \[
\begin{aligned}
& 3.8 \\
& 30
\end{aligned}
\] & \begin{tabular}{l}
mA \\
\(\mu \mathrm{A}\)
\end{tabular} & XT and RC osc configuration Fosc \(=4 \mathrm{MHz}, ~ V D D=3.0 \mathrm{~V}\) (Note 4) LP osc configuration, Fosc \(=32 \mathrm{kHz}, \mathrm{VDD}=4.0 \mathrm{~V}\) \\
\hline D020 & Power-down Current (Note 3) & IPD & - & 0.9 & 5 & \(\mu \mathrm{A}\) & \(\mathrm{VDD}=3.0 \mathrm{~V}\) \\
\hline \[
\begin{array}{|l|l}
\hline \text { D021 } \\
\text { D022* }
\end{array}
\] & Module Differential Current (Note 5) Watchdog Timer LCD Voltage Generation w/internal RC osc enabled & \(\Delta\) IWDT \(\triangle\) ILCDRC & - & \[
\begin{aligned}
& 6.0 \\
& 36
\end{aligned}
\] & \[
\begin{aligned}
& 20 \\
& 50
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
& \mathrm{VDD}=3.0 \mathrm{~V} \\
& \mathrm{VDD}=3.0 \mathrm{~V}(\text { Note } 7)
\end{aligned}
\] \\
\hline D024* & LCD Voltage Generation w/Timer1 @ 32.768 kHz & \(\Delta \mathrm{ILCDT1}\) & - & 15 & 29 & \(\mu \mathrm{A}\) & VDD \(=3.0 \mathrm{~V}\) ( Note 7) \\
\hline D025* & Timer1 oscillator & \(\Delta \mathrm{IT} 10 \mathrm{SC}\) & - & 3.1 & 6.5 & \(\mu \mathrm{A}\) & \(\mathrm{VDD}=3.0 \mathrm{~V}\) \\
\hline D026* & A/D Converter & \(\Delta \mathrm{IAD}\) & - & 1.0 & - & \(\mu \mathrm{A}\) & A/D on, not converting \\
\hline
\end{tabular}
* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
The test conditions for all IDD measurements in active operation mode are:
OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\).
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula \(\mathrm{Ir}=\mathrm{VDD} / 2 R\) ext \((\mathrm{mA})\) with Rext in kOhm.
5: The \(\Delta\) current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
6: PWRT must be enabled for slow ramps.
7: \(\triangle\) ILCDT1 and \(\triangle\) ILCDRC includes the current consumed by the LCD Module and the voltage generation circuitry. This does not include current dissipated by the LCD panel.

\subsection*{17.3 DC Characteristics: PIC16C923/924-04 (Commercial, Industrial) \\ PIC16C923/924-08 (Commercial, Industrial) \\ PIC16LC923/924-04 (Commercial, Industrial)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DC CHA & ARACTERISTICS & \multicolumn{6}{|l|}{Standard Operating Conditions (unless otherwise stated) Operating temperature \(\quad-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for industrial and \(0^{\circ} \mathrm{C} \quad \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}\) for commercial Operating voltage VDD range as described in DC spec} \\
\hline \[
\begin{array}{|c|}
\hline \text { Param } \\
\text { No. } \\
\hline
\end{array}
\] & Characteristic & Sym & Min & Typ
t & Max & Units & Conditions \\
\hline D030
D031
D032
D033 & \begin{tabular}{l}
Input Low Voltage \\
I/O ports \\
with TTL buffer \\
with Schmitt Trigger buffer MCLR, OSC1 (in RC mode) OSC1 (in XT, HS and LP)
\end{tabular} & VIL & \begin{tabular}{l}
Vss \\
Vss \\
Vss \\
Vss \\
Vss
\end{tabular} & \begin{tabular}{l|l|}
- \\
- \\
- \\
- & \\
- & \\
- & \\
\hline
\end{tabular} & 0.15 VDD
0.8 V
0.2 VDD
0.2 VDD
0.3 VDD & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \begin{tabular}{l}
For entire VDD range
\[
4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}
\] \\
Note1
\end{tabular} \\
\hline \[
\begin{array}{|l|}
\hline \text { D040 } \\
\text { D040A } \\
\text { D041 } \\
\text { D042 } \\
\text { D042A } \\
\text { D043 }
\end{array}
\] & \begin{tabular}{l}
Input High Voltage \\
I/O ports \\
with TTL buffer \\
with Schmitt Trigger buffer \\
\(\overline{\text { MCLR }}\) \\
OSC1 (XT, HS and LP) \\
OSC1 (in RC mode)
\end{tabular} & VIH & \[
\begin{array}{|c|}
\hline 2.0 \\
0.25 \mathrm{VDD} \\
+0.8 \mathrm{~V} \\
0.8 \mathrm{VDD} \\
0.8 \mathrm{VDD} \\
0.7 \mathrm{VDD} \\
0.9 \mathrm{VDD}
\end{array}
\] &  & \begin{tabular}{l}
Vdd \\
VDD \\
VDD \\
VDD \\
VDD \\
VDD
\end{tabular} & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \begin{tabular}{l}
\[
4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}
\] \\
For entire VDD range \\
Note1
\end{tabular} \\
\hline D070 & PORTB weak pull-up current & IPURB & 50 & 250 & 400 & \(\mu \mathrm{A}\) & VDD \(=5 \mathrm{~V}, \mathrm{VPIN}=\mathrm{VSS}\) \\
\hline \[
\begin{aligned}
& \text { D060 } \\
& \text { D061 } \\
& \text { D063 }
\end{aligned}
\] & \begin{tabular}{l}
Input Leakage Current \\
(Notes 2, 3) \\
I/O ports \\
MCLR, RA4/TOCKI OSC1
\end{tabular} & IIL & - & - & \[
\begin{gathered}
\pm 1.0 \\
\pm 5 \\
\pm 5
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} & \[
\begin{aligned}
& \text { Vss } \leq \text { VPIN } \leq \text { VDD, Pin at hi-Z } \\
& \text { Vss } \leq \text { VPIN } \leq \text { VDD } \\
& \text { Vss } \leq \text { VPIN } \leq \text { VDD, XT, HS and LP osc } \\
& \text { configuration }
\end{aligned}
\] \\
\hline \[
\begin{array}{|l|l}
\text { D080 } \\
\text { D083 }
\end{array}
\] & \begin{tabular}{l}
Output Low Voltage \\
I/O ports \\
OSC2/CLKOUT (RC osc mode)
\end{tabular} & VOL & - &  & \[
\begin{aligned}
& 0.6 \\
& 0.6
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
\mathrm{IOL} & =4.0 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V} \\
\mathrm{IOL} & =1.6 \mathrm{~mA}, \mathrm{VDD}=4.5 \mathrm{~V}
\end{aligned}
\] \\
\hline \[
\begin{array}{|l|l}
\text { D090 } \\
\text { D092 }
\end{array}
\] & Output High Voltage I/O ports (Note 3) OSC2/CLKOUT (RC osc mode) & Voh & \[
\left|\begin{array}{|l|}
\text { VDD }-0.7 \\
\text { VDD }-0.7
\end{array}\right|
\] &  & - & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V}
\end{aligned}
\] &  \\
\hline \[
\begin{array}{|l}
\text { D100* } \\
\text { D101* } \\
\text { D102* }
\end{array}
\] & \begin{tabular}{l}
Capacitive Loading Specs on Output Pins OSC2 pin \\
All I/O pins and OSC2 (in RC) SCL, SDA in \(I^{2} \mathrm{C}\) mode
\end{tabular} & \[
\begin{gathered}
\mathrm{Cosc} 2 \\
\\
\mathrm{CIO} \\
\mathrm{CB}
\end{gathered}
\] & - & - & \[
\begin{gathered}
15 \\
\\
50 \\
400
\end{gathered}
\] & \begin{tabular}{l}
pF \\
pF \\
pF
\end{tabular} & In XT, HS and LP modes when external clock is used to drive OSC1. \\
\hline D150* & Open -Drain High Voltage & VDD & - & - & 14 & V & RA4 pin \\
\hline
\end{tabular}
* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C9XX be driven with external clock in RC mode.
2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.

FIGURE 17-1: LCD VOLTAGE WAVEFORM


TABLE 17-2: LCD MODULE ELECTRICAL SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Sym & Characteristic & Min & Typ† & Max & Units & Conditions \\
\hline D200 & VLCD3 & LCD Voltage on pin VLCD3 & VDD - 0.3 & - & Vss + 7.0 & V & \\
\hline D201 & VLCD2 & LCD Voltage on pin VLCD2 & - & - & VLCD3 & V & \\
\hline D202 & VLCD1 & LCD Voltage on pin VLCD1 & - & - & VDD & V & \\
\hline D220* & VOH & Output High Voltage & \[
\begin{gathered}
\hline \text { Max VLCDN - } \\
0.1
\end{gathered}
\] & - & Max VLCDN & V & \[
\begin{aligned}
& \text { COM outputs IOH }=25 \mu \mathrm{~A} \\
& \text { SEG outputs IOH }=3 \mu \mathrm{~A}
\end{aligned}
\] \\
\hline D221* & VOL & Output Low Voltage & Min VLCDN & - & \[
\begin{gathered}
\hline \operatorname{Min} \operatorname{VLCDN}+ \\
0.1
\end{gathered}
\] & V & \[
\text { COM outputs IOL }=25 \mu \mathrm{~A}
\]
\[
\text { SEG outputs IOL }=3 \mu \mathrm{~A}
\] \\
\hline D222* & FLCDRC & LCDRC Oscillator Frequency & 5 & 15 & 50 & kHz & VDD \(=5 \mathrm{~V},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline D223* & TrLCD & Output Rise Time & - & - & 200 & \(\mu \mathrm{s}\) & COM outputs Cload \(=5,000 \mathrm{pF}\) SEG outputs Cload \(=500 \mathrm{pF}\) \(\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}\) \\
\hline D224* & TfLCD & Output Fall Time (1) & - & - & 200 & \(\mu \mathrm{s}\) & COM outputs Cload \(=5,000 \mathrm{pF}\) SEG outputs Cload \(=500 \mathrm{pF}\) \(\mathrm{VDD}=5.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
(1) 0 ohm source impedance at VLCD.

TABLE 17-3: VLCD CHARGE PUMP ELECTRICAL SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Symbol & \multicolumn{2}{|l|}{Characteristic} & Min & Typ & Max & Units & Conditions \\
\hline D250* & IvadJ & \multicolumn{2}{|l|}{VLCDADJ regulated current output} & - & 10 & - & \(\mu \mathrm{A}\) & \\
\hline D252* & \(\Delta \mathrm{IVADJ} / \triangle \mathrm{VDD}\) & \multicolumn{2}{|l|}{VLCDADJ current VdD Rejection} & - & - & 0.1/1 & \(\mu \mathrm{A} / \mathrm{V}\) & \\
\hline \multirow[t]{2}{*}{D265*} & \multirow[t]{2}{*}{VvadJ} & \multirow[t]{2}{*}{VLCDADJ voltage limits} & PIC16C92X & 1.0 & - & 2.3 & V & \\
\hline & & & PIC16LC92X & 1.0 & & \[
\begin{aligned}
& \hline \text { VDD - } \\
& 0.7 \mathrm{~V}
\end{aligned}
\] & V & VDD < 3V \\
\hline
\end{tabular}
* These parameters are characterized but not tested.

Note 1: For design guidance only.

\subsection*{17.4 Timing Parameter Symbology}

The timing parameter symbols have been created following one of the following formats:


Lowercase letters (pp) and their meanings:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{pp} \\
\hline cc & CCP1 & OSC & OSC1 \\
\hline ck & CLKOUT & rd & \(\overline{\mathrm{RD}}\) \\
\hline cs & \(\overline{\mathrm{CS}}\) & rw & \(\overline{\mathrm{RD}}\) or \(\overline{\mathrm{WR}}\) \\
\hline di & SDI & sc & SCK \\
\hline do & SDO & ss & SS \\
\hline dt & Data in & t0 & TOCKI \\
\hline io & I/O port & t1 & T1CKI \\
\hline mc & \(\overline{\mathrm{MCLR}}\) & wr & \(\overline{\mathrm{WR}}\) \\
\hline
\end{tabular}

Uppercase letters and their meanings:
\begin{tabular}{|ll|cl|}
\hline S & & & \\
F & Fall & P & Period \\
H & High & R & Rise \\
I & Invalid (Hi-impedance) & V & Valid \\
L & Low & Z & Hi-impedance \\
I²C only \(^{\text {C }}\) & & \\
AA & output access & High & High \\
BUF & Bus free & Low & Low \\
\hline
\end{tabular}

TCC:ST ( \(I^{2} \mathrm{C}\) specifications only)
\begin{tabular}{|ll|ll|}
\hline CC & & & \\
HD & Hold & SU & Setup \\
ST & & & \\
DAT & DATA input hold & STO & STOP condition \\
STA & START condition & & \\
\hline
\end{tabular}

FIGURE 17-2: LOAD CONDITIONS
Load condition 1
Load condition 2

\(R \mathrm{~L}=464 \Omega\)
\(\mathrm{CL}=50 \mathrm{pF}\) for all pins except OSC2 unless otherwise noted.
15 pF for OSC2 output

\subsection*{17.5 Timing Diagrams and Specifications}

FIGURE 17-3: EXTERNAL CLOCK TIMING


TABLE 17-4: EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Sym & Characteristic & Min & Typ† & Max & Units & Conditions \\
\hline \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{Fosc} & External CLKIN Frequency (Note 1) & \[
\begin{aligned}
& \hline \mathrm{DC} \\
& \mathrm{DC} \\
& \mathrm{DC} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
\hline 4 \\
8 \\
200 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \hline \mathrm{MHz} \\
& \mathrm{MHz} \\
& \mathrm{kHz} \\
& \hline
\end{aligned}
\] & XT and RC osc mode HS osc mode LP osc mode \\
\hline & & Oscillator Frequency (Note 1) & \[
\begin{gathered}
\hline \text { DC } \\
0.1 \\
4 \\
5
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
\hline 4 \\
4 \\
8 \\
200
\end{gathered}
\] & \[
\begin{aligned}
& \hline \mathrm{MHz} \\
& \mathrm{MHz} \\
& \mathrm{MHz} \\
& \mathrm{kHz}
\end{aligned}
\] & RC osc mode XT osc mode HS osc mode LP osc mode \\
\hline \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{Tosc} & External CLKIN Period (Note 1) & \[
\begin{gathered}
250 \\
125 \\
5 \\
\hline
\end{gathered}
\] & - & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& \text { ns } \\
& \mathrm{ns} \\
& \mu \mathrm{~s}
\end{aligned}
\] & XT and RC osc mode HS osc mode LP osc mode \\
\hline & & Oscillator Period (Note 1) & \[
\begin{gathered}
250 \\
250 \\
125 \\
5
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
10,000
\]
\[
250
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { ns } \\
& \text { ns } \\
& \mu \mathrm{s}
\end{aligned}
\] & RC osc mode XT osc mode HS osc mode LP osc mode \\
\hline 2 & Tcy & Instruction Cycle Time (Note 1) & 500 & - & DC & ns & TCY \(=4 / \mathrm{FOSC}\) \\
\hline 3 & TosL, TosH & External Clock in (OSC1) High or Low Time & \[
\begin{aligned}
& \hline 50 \\
& 2.5 \\
& 10
\end{aligned}
\] & \[
-
\] & - & \[
\begin{aligned}
& \hline \mathrm{ns} \\
& \mu \mathrm{~s} \\
& \mathrm{~ns}
\end{aligned}
\] & XT oscillator LP oscillator HS oscillator \\
\hline 4 & TosR, TosF & External Clock in (OSC1) Rise or Fall Time & \[
\begin{aligned}
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{aligned}
& 25 \\
& 50 \\
& 15 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { ns } \\
& \text { ns } \\
& \text { ns }
\end{aligned}
\] & XT oscillator LP oscillator HS oscillator \\
\hline
\end{tabular}
\(\dagger \quad\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 17-4: CLKOUT AND I/O TIMING


Refer to Figure 17-2 for load conditions.
TABLE 17-5: CLKOUT AND I/O TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Sym & \multicolumn{2}{|l|}{Characteristic} & Min & Typ† & Max & Units & Conditions \\
\hline 10* & TosH2ckL & \multicolumn{2}{|l|}{OSC1 \(\uparrow\) to CLKOUT \(\downarrow\)} & - & 75 & 200 & ns & Note 1 \\
\hline 11* & TosH2ckH & \multicolumn{2}{|l|}{OSC1 \(\uparrow\) to CLKOUT \(\uparrow\)} & - & 75 & 200 & ns & Note 1 \\
\hline 12* & TckR & \multicolumn{2}{|l|}{CLKOUT rise time} & - & 35 & 100 & ns & Note 1 \\
\hline \(13^{*}\) & TckF & \multicolumn{2}{|l|}{CLKOUT fall time} & - & 35 & 100 & ns & Note 1 \\
\hline 14* & TckL2ioV & \multicolumn{2}{|l|}{CLKOUT \(\downarrow\) to Port out valid} & - & - & \(0.5 \mathrm{TCY}+20\) & ns & Note 1 \\
\hline 15* & TioV2ckH & \multicolumn{2}{|l|}{Port in valid before CLKOUT \(\uparrow\)} & Tosc + 200 & - & - & ns & Note 1 \\
\hline 16* & TckH2iol & \multicolumn{2}{|l|}{Port in hold after CLKOUT \(\uparrow\)} & 0 & - & - & ns & Note 1 \\
\hline 17* & TosH2ioV & \multicolumn{2}{|l|}{OSC1 \(\uparrow\) (Q1 cycle) to Port out valid} & - & 50 & 150 & ns & \\
\hline \multirow[t]{2}{*}{18*} & \multirow[t]{2}{*}{TosH2iol} & \multirow[t]{2}{*}{OSC1个 (Q2 cycle) to Port input invalid (I/O in hold time)} & PIC16C923/924 & 100 & - & - & ns & \\
\hline & & & PIC16LC923/924 & 200 & - & - & ns & \\
\hline 19* & TioV2osH & \multicolumn{2}{|l|}{Port input valid to OSC1 \(\uparrow\) (1/O in setup time)} & 0 & - & - & ns & \\
\hline \multirow[t]{2}{*}{20*} & \multirow[t]{2}{*}{TioR} & \multirow[t]{2}{*}{Port output rise time} & PIC16C923/924 & - & 10 & 40 & ns & \\
\hline & & & PIC16LC923/924 & - & - & 80 & ns & \\
\hline \multirow[t]{2}{*}{21*} & \multirow[t]{2}{*}{TioF} & \multirow[t]{2}{*}{Port output fall time} & PIC16C923/924 & - & 10 & 40 & ns & \\
\hline & & & PIC16LC923/924 & - & - & 80 & ns & \\
\hline 22†t* & Tinp & \multicolumn{2}{|l|}{INT pin high or low time} & TCY & - & - & ns & \\
\hline 23†t* & Trbp & \multicolumn{2}{|l|}{RB7:RB4 change INT high or low time} & TCY & - & - & ns & \\
\hline
\end{tabular}
\(\dagger \quad\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
\(\dagger \dagger\) These parameters are asynchronous events not related to any internal clock edges.
Note 1: Measurements are taken in RC Mode where CLKOUT output is \(4 \times\) TOSC.

FIGURE 17-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING


TABLE 17-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS
\begin{tabular}{|c|c|l|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
No.
\end{tabular} & Sym & Characteristic & Min & Typt & Max & Units & Conditions \\
\hline \hline 30 & TmcL & MCLR Pulse Width (low) & 2 & - & - & \(\mu \mathrm{s}\) & \\
\hline \(31^{*}\) & Twdt & \begin{tabular}{l} 
Watchdog Timer Time-out Period \\
(No Prescaler)
\end{tabular} & 7 & 18 & 33 & ms & \(\mathrm{VDD}=5 \mathrm{~V},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline 32 & Tost & Oscillation Start-up Timer Period & - & 1024 Tosc & - & - & TosC \(=\) OSC1 period \\
\hline \(33^{*}\) & Tpwrt & Power-up Timer Period & 28 & 72 & 132 & ms & \(\mathrm{VDD}=5 \mathrm{~V},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline 34 & Tıoz & \begin{tabular}{l} 
I/O Hi-impedance from MCLR Low \\
or Watchdog Timer Reset
\end{tabular} & - & - & 2.1 & \(\mu \mathrm{~s}\) & \\
\hline
\end{tabular}
\(\begin{array}{ll}* & \text { These parameters are characterized but not tested. } \\ \dagger & \text { Data in "Typ" column is at } 5 \mathrm{~V}, 25^{\circ} \mathrm{C} \text { unless otherwise stated. These parameters are for design guidance only and are not }\end{array}\) tested.

FIGURE 17-6: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS


Refer to Figure 17-2 for load conditions.

TABLE 17-7: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Param No. & Sym & \multicolumn{3}{|l|}{Characteristic} & Min & Typ† & Max & Units & Conditions \\
\hline \multirow[t]{2}{*}{40*} & \multirow[t]{2}{*}{TtOH} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{TOCKI High Pulse Width}} & No Prescaler & \(0.5 \mathrm{TCY}+20\) & - & - & ns & \multirow[t]{2}{*}{Must also meet parameter 42} \\
\hline & & & & With Prescaler & 10 & - & - & ns & \\
\hline \multirow[t]{2}{*}{41*} & \multirow[t]{2}{*}{Tt0L} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{T0CKI Low Pulse Width}} & No Prescaler & 0.5 TCY + 20 & - & - & ns & \multirow[t]{2}{*}{Must also meet parameter 42} \\
\hline & & & & With Prescaler & 10 & - & - & ns & \\
\hline \multirow[t]{2}{*}{42*} & \multirow[t]{2}{*}{Tt0P} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{T0CKI Period}} & No Prescaler & TCY + 40 & - & - & ns & \multirow[b]{2}{*}{\[
\begin{aligned}
& \mathrm{N}=\text { prescale value } \\
& (2,4, \ldots, 256)
\end{aligned}
\]} \\
\hline & & & & With Prescaler & Greater of:
\[
20 \text { or } \frac{T C Y+40}{N}
\] & - & - & ns & \\
\hline \multirow[t]{5}{*}{45*} & \multirow[t]{5}{*}{Tt1H} & \multirow[t]{5}{*}{T1CKI High Time} & \multicolumn{2}{|l|}{Synchronous, Prescaler = 1} & 0.5 TcY + 20 & - & - & ns & \multirow[t]{5}{*}{Must also meet parameter 47} \\
\hline & & & \multirow[t]{2}{*}{Synchronous, Prescaler = 2,4,8} & PIC16C923/924 & 15 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 25 & - & - & ns & \\
\hline & & & \multirow[t]{2}{*}{Asynchronous} & PIC16C923/924 & 30 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 50 & - & - & ns & \\
\hline \multirow[t]{5}{*}{46*} & \multirow[t]{5}{*}{Tt1L} & \multirow[t]{5}{*}{T1CKI Low Time} & \multicolumn{2}{|l|}{Synchronous, Prescaler = 1} & 0.5 TCY + 20 & - & - & ns & \multirow[t]{5}{*}{Must also meet parameter 47} \\
\hline & & & \multirow[t]{2}{*}{Synchronous, Prescaler = 2,4,8} & PIC16C923/924 & 15 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 25 & - & - & ns & \\
\hline & & & \multirow[t]{2}{*}{Asynchronous} & PIC16C923/924 & 30 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 50 & - & - & ns & \\
\hline \multirow[t]{4}{*}{47*} & \multirow[t]{4}{*}{Tt1P} & \multirow[t]{4}{*}{T1CKI input period} & \multirow[t]{2}{*}{Synchronous} & PIC16C923/924 & \[
\begin{aligned}
& \text { Greater of: } \\
& \frac{30 \text { OR } \frac{T C Y}{}+40}{\mathrm{~N}}
\end{aligned}
\] & - & - & ns & \[
\begin{aligned}
& \mathrm{N}=\text { prescale value } \\
& (1,2,4,8)
\end{aligned}
\] \\
\hline & & & & PIC16LC923/924 & \[
\frac{\text { Greater of: }}{50 \text { ORTCY }+40} \mathrm{~N}
\] & & & & \[
\begin{aligned}
& \mathrm{N}=\text { prescale value } \\
& (1,2,4,8)
\end{aligned}
\] \\
\hline & & & \multirow[t]{2}{*}{Asynchronous} & PIC16C923/924 & 60 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 100 & - & - & ns & \\
\hline & Ft1 & \multicolumn{3}{|l|}{Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)} & DC & - & 200 & kHz & \\
\hline 48 & TCKEZtmr1 & \multicolumn{3}{|l|}{Delay from external clock edge to timer increment} & 2Tosc & - & 7Tosc & - & \\
\hline \multicolumn{10}{|l|}{\begin{tabular}{l}
These parameters are characterized but not tested. \\
\(\dagger \quad\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
\end{tabular}} \\
\hline
\end{tabular}

FIGURE 17-7: CAPTURE/COMPARE/PWM TIMINGS


TABLE 17-8: CAPTURE/COMPARE/PWM REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Sym & \multicolumn{3}{|l|}{Characteristic} & Min & Typ \(\dagger\) & Max & Units & Conditions \\
\hline \multirow[t]{3}{*}{50*} & \multirow[t]{3}{*}{TccL} & \multirow[t]{3}{*}{Input Low Time} & \multicolumn{2}{|l|}{No Prescaler} & \(0.5 \mathrm{TcY}+20\) & - & - & ns & \\
\hline & & & \multirow[t]{2}{*}{With Prescaler} & PIC16C923/924 & 10 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 20 & - & - & ns & \\
\hline \multirow[t]{3}{*}{51*} & \multirow[t]{3}{*}{TccH} & \multirow[t]{3}{*}{Input High Time} & \multicolumn{2}{|l|}{No Prescaler} & \(0.5 \mathrm{Tcy}+20\) & - & - & ns & \\
\hline & & & \multirow[t]{2}{*}{With Prescaler} & PIC16C923/924 & 10 & - & - & ns & \\
\hline & & & & PIC16LC923/924 & 20 & - & - & ns & \\
\hline 52* & TccP & \multicolumn{3}{|l|}{Input Period} & \[
\frac{3 T C Y+40}{N}
\] & - & - & ns & \(\mathrm{N}=\) prescale value ( 1,4 or 16 ) \\
\hline \multirow[t]{2}{*}{53*} & \multirow[t]{2}{*}{TccR} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Output Rise Time}} & PIC16C923/924 & - & 10 & 25 & ns & \\
\hline & & & & PIC16LC923/924 & - & 25 & 45 & ns & \\
\hline \multirow[t]{2}{*}{54*} & \multirow[t]{2}{*}{TccF} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Output Fall Time}} & PIC16C923/924 & - & 10 & 25 & ns & \\
\hline & & & & PIC16LC923/924 & - & 25 & 45 & ns & \\
\hline
\end{tabular}

\footnotetext{
* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
}

FIGURE 17-8: SPI MASTER MODE TIMING (CKE = 0)


FIGURE 17-9: SPI MASTER MODE TIMING (CKE = 1)


FIGURE 17-10:SPI SLAVE MODE TIMING (CKE = 0)


Refer to Figure 17-2 for load conditions.

FIGURE 17-11:SPI SLAVE MODE TIMING (CKE = 1)


\section*{TABLE 17-9: SPI MODE REQUIREMENTS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Param No. & Sym & \multicolumn{2}{|l|}{Characteristic} & Min & Typ \(\dagger\) & Max & Units & Conditions \\
\hline 70* & TssL2scH, TssL2scL & \multicolumn{2}{|l|}{\(\overline{\text { SS }} \downarrow\) to SCK \(\downarrow\) or SCK \(\uparrow\) input} & TCY & - & - & ns & \\
\hline \[
71^{*}
\] & \multirow[t]{2}{*}{TscH} & \multirow[t]{2}{*}{SCK input high time (slave mode)} & Continuous & \[
\begin{gathered}
\hline 1.25 \mathrm{TCY}+ \\
30 \\
\hline
\end{gathered}
\] & - & - & ns & \\
\hline 71A* & & & Single Byte & 40 & - & - & ns & \\
\hline \[
72^{*}
\] & \multirow[t]{2}{*}{TscL} & \multirow[t]{2}{*}{SCK input low time (slave mode)} & Continuous & \[
\begin{gathered}
1.25 \mathrm{TCY}+ \\
30 \\
\hline
\end{gathered}
\] & - & - & ns & \\
\hline 72A* & & & Single Byte & 40 & & & & \\
\hline 73* & TdiV2sch, TdiV2scL & \multicolumn{2}{|l|}{Setup time of SDI data input to SCK edge} & 50 & - & - & ns & \\
\hline 74* & TscH2diL, TscL2diL & \multicolumn{2}{|l|}{Hold time of SDI data input to SCK edge} & 50 & - & - & ns & \\
\hline 75* & TdoR & \multicolumn{2}{|l|}{SDO data output rise time} & - & 10 & 25 & ns & \\
\hline 76* & TdoF & \multicolumn{2}{|l|}{SDO data output fall time} & - & 10 & 25 & ns & \\
\hline 77* & TssH2doZ & \multicolumn{2}{|l|}{\(\overline{S S} \uparrow\) to SDO output hi-impedance} & 10 & - & 50 & ns & \\
\hline 78* & TscR & \multicolumn{2}{|l|}{SCK output rise time (master mode)} & - & 10 & 25 & ns & \\
\hline 79* & TscF & \multicolumn{2}{|l|}{SCK output fall time (master mode)} & - & 10 & 25 & ns & \\
\hline 80* & TscH2doV, TscL2doV & \multicolumn{2}{|l|}{SDO data output valid after SCK edge} & - & - & 50 & ns & \\
\hline 81* & TdoV2scH, TdoV2scL & \multicolumn{2}{|l|}{SDO data output setup to SCK edge} & Tcy & - & - & ns & \\
\hline 82* & TssL2doV & \multicolumn{2}{|l|}{SDO data output valid after \(\overline{S S} \downarrow\) edge} & - & - & 50 & ns & \\
\hline 83* & TscH2ssH, TscL2ssH & \multicolumn{2}{|l|}{\(\overline{\mathrm{SS}} \uparrow\) after SCK edge} & \(1.5 \mathrm{TCY}+40\) & - & - & ns & \\
\hline 84* & Tb2b & \multicolumn{2}{|l|}{Delay between consecutive bytes} & \(1.5 \mathrm{TCY}+40\) & - & - & ns & \\
\hline
\end{tabular}
* Characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-12:1 \({ }^{2} \mathrm{C}\) BUS START/STOP BITS TIMING


TABLE 17-10:1²C BUS START/STOP BITS REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Parameter No. & Sym & \multicolumn{2}{|l|}{Characteristic} & Min & Typ & Max & Units & Conditions \\
\hline 90* & Tsu:sta & START condition Setup time & 100 kHz mode & 4700 & - & - & ns & Only relevant for repeated START condition \\
\hline 91* & THD:STA & START condition Hold time & 100 kHz mode & 4000 & - & - & ns & After this period the first clock pulse is generated \\
\hline 92* & Tsu:sto & STOP condition Setup time & 100 kHz mode & 4700 & - & - & ns & \\
\hline 93* & THD:STO & STOP condition Hold time & 100 kHz mode & 4000 & - & - & ns & \\
\hline
\end{tabular}

FIGURE 17-13: \({ }^{2} \mathrm{C}\) BUS DATA TIMING


TABLE 17-11: \({ }^{2}\) ² BUS DATA REQUIREMENTS
\begin{tabular}{|c|c|l|l|c|c|c|c|}
\hline \begin{tabular}{c} 
Parameter \\
No.
\end{tabular} & Sym & Characteristic & Min & Max & Units & Conditions \\
\hline \hline \(100^{*}\) & THIGH & Clock high time & 100 kHz mode & 4.0 & - & \(\mu \mathrm{l}\) \\
\hline
\end{tabular}

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns ) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

TABLE 17-12:A/D CONVERTER CHARACTERISTICS:
PIC16C924-04 (COMMERCIAL, INDUSTRIAL) PIC16LC924-04 (COMMERCIAL, INDUSTRIAL)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Param No. & Sym & \multicolumn{2}{|l|}{Characteristic} & Min & Typ \(\dagger\) & Max & Units & Conditions \\
\hline A01 & NR & \multicolumn{2}{|l|}{Resolution} & - & - & 8-bits & bit & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VSS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A02 & EABS & \multicolumn{2}{|l|}{Total Absolute error} & - & - & \(< \pm 1\) & LSb & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VSS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A03 & Ell & \multicolumn{2}{|l|}{Integral linearity error} & - & - & < \(\pm\) & LSb & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VSS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A04 & EdL & \multicolumn{2}{|l|}{Differential linearity error} & - & - & < \(\pm\) & LSb & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VSS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A05 & Efs & \multicolumn{2}{|l|}{Full scale error} & - & - & \(< \pm 1\) & LSb & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VsS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A06 & EofF & \multicolumn{2}{|l|}{Offset error} & - & - & < \(\pm\) & LSb & \[
\begin{aligned}
& \text { VREF }=\text { VDD }=5.12 \mathrm{~V}, \\
& \text { VsS } \leq \text { VAIN } \leq \text { VREF }
\end{aligned}
\] \\
\hline A10 & - & \multicolumn{2}{|l|}{Monotonicity} & - & guaranteed & - & - & VSS \(\leq\) VAIN \(\leq\) VREF \\
\hline A20 & VREF & \multicolumn{2}{|l|}{Reference voltage} & 3.0 V & - & VDD +0.3 & V & \\
\hline A25 & Vain & \multicolumn{2}{|l|}{Analog input voltage} & Vss - 0.3 & - & Vref +0.3 & V & \\
\hline A30 & ZAIN & \multicolumn{2}{|l|}{Recommended impedance of analog voltage source} & - & - & 10.0 & \(\mathrm{k} \Omega\) & \\
\hline \multirow[t]{2}{*}{A40} & \multirow[t]{2}{*}{IAD} & \multirow[t]{2}{*}{A/D conversion current (VDD)} & PIC16C924 & - & 180 & - & \(\mu \mathrm{A}\) & \multirow[t]{2}{*}{Average current consumption when \(A / D\) is on. (Note 1)} \\
\hline & & & PIC16LC924 & - & 90 & - & \(\mu \mathrm{A}\) & \\
\hline A50 & IREF & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{VREF input current (Note 2)}} & 10 & - & 1000 & \(\mu \mathrm{A}\) & During VAIN acquisition. Based on differential of Vhold to Vain to charge Chold, see Section 12.1. \\
\hline & & & & - & - & 10 & \(\mu \mathrm{A}\) & During A/D Conversion cycle \\
\hline
\end{tabular}
* These parameters are characterized but not tested.
\(\dagger\) Data in "Typ" column is at \(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. These parameters are for design guidance only and are not tested.
Note 1: When \(A / D\) is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

\section*{FIGURE 17-14:A/D CONVERSION TIMING}


Note 1: If the \(A / D\) clock source is selected as RC, a time of TcY is added before the \(A / D\) clock starts. This allows the SLEEP instruction to be executed.

TABLE 17-13:A/D CONVERSION REQUIREMENTS


\section*{PIC16C9XX}

NOTES:

\subsection*{18.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES}

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.
In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VdD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and process characterization samples. 'Typical' represents the mean of the distribution at, \(25^{\circ} \mathrm{C}\), while 'max' or 'min' represents (mean \(+3 \sigma\) ) and (mean \(-3 \sigma\) ) respectively where \(\sigma\) is standard deviation.

FIGURE 18-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE @ \(25^{\circ} \mathrm{C}\) )


FIGURE 18-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE -40 \({ }^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


FIGURE 18-3: TYPICAL Ipd vs. Vdd (WDT ENABLED, RC MODE @ \(25^{\circ} \mathrm{C}\) )


FIGURE 18-4: MAXIMUM IPD vs. VdD (WDT ENABLED, RC MODE - \(40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


FIGURE 18-5: TYPICAL IPD vs. VdD (LCD ON \({ }^{(1)}\), INTERNAL RC \({ }^{(2)}\), RC MODE @ \(25^{\circ} \mathrm{C}\) )


FIGURE 18-6: MAXIMUM IPD vs. VdD (LCD ON ( \(32 \mathrm{kHz}^{(1)}\) ), INTERNAL RC (32 kHz \({ }^{(2)}\), RC MODE - \(40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


FIGURE 18-7: TYPICAL IPD vs. Vdd (LCD ON \({ }^{(1)}\), TIMER1 ( \(32 \mathrm{kHz}{ }^{(2)}\) ), RC MODE @ \(25^{\circ} \mathrm{C}\) )


FIGURE 18-8: MAXIMUM IpD vs. VdD (LCD ON \({ }^{(1)}\), TIMER1 \(\left(32 \mathrm{kHz}^{(2)}\right.\) ), RC MODE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


Note 1: The LCD module is turned on, internal charge pump enabled, \(1 / 4 \mathrm{MUX}, 32 \mathrm{~Hz}\) frame frequency and no load on LCD segments/commons. IPD will increase depending on the LCD panel connected to the PIC16C9XX.
Note 2: Indicates the clock source to the LCD module.

FIGURE 18-9: TYPICAL RC OSCILLATOR FREQUENCY vs. Vdd


Shaded area is beyond recommended range.
FIGURE 18-10:TYPICAL RC OSCILLATOR FREQUENCY vs. Vdd


FIGURE 18-11:TYPICAL RC OSCILLATOR FREQUENCY vs. VdD


FIGURE 18-12:TYPICAL IPD vs. TIMER1 ENABLED ( \(32 \mathrm{kHz}, \mathrm{RCO} / \mathrm{RC} 1=\) 33 pF/33 pF, RC MODE)


FIGURE 18-13:MAXIMUM IPD vs. TIMER1 ENABLED
( \(32 \mathrm{kHz}, \mathrm{RCO} / \mathrm{RC} 1=33 \mathrm{pF} / 33\) \(\mathrm{pF}, 85^{\circ} \mathrm{C}\) TO \(-40^{\circ} \mathrm{C}\), RC MODE)


FIGURE 18-14:TYPICAL IDD vs. FREQUENCY (RC MODE @ \(20 \mathrm{pF}, 25^{\circ} \mathrm{C}\) )


FIGURE 18-15:MAXIMUM IDD vs. FREQUENCY (RC MODE @ \(20 \mathrm{pF},-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}\) )


FIGURE 18-16:TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, \(25^{\circ} \mathrm{C}\) )


FIGURE 18-17:MAXIMUM IDD vs. FREQUENCY (RC MODE @ \(100 \mathrm{pF},-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


FIGURE 18-18:TYPICAL IDD vs. FREQUENCY (RC MODE @ \(300 \mathrm{pF}, 25^{\circ} \mathrm{C}\) )


Data based on process characterization samples. See first page of this section for details.
FIGURE 18-19:MAXIMUM IDD vs. FREQUENCY (RC MODE @ \(300 \mathrm{pF},-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}\) )


TABLE 18-1: RC OSCILLATOR FREQUENCIES
\begin{tabular}{|c|c|c|c|}
\hline \multirow{3}{*}{ Cext } & \multirow{2}{*}{ Rext } & \multicolumn{2}{|l|}{ Average } \\
\cline { 3 - 4 } & & \multicolumn{1}{|l|}{ Fosc @ 5V, 25 \({ }^{\circ} \mathbf{C}\)} \\
\hline \hline \multirow{5}{*}{22 pF} & 5 k & 4.12 MHz & \(\pm 1.4 \%\) \\
\cline { 2 - 4 } & 10 k & 2.35 MHz & \(\pm 1.4 \%\) \\
\cline { 2 - 4 } & 100 k & 268 kHz & \(\pm 1.1 \%\) \\
\hline \multirow{4}{*}{300 pF} & 3.3 k & 1.80 MHz & \(\pm 1.0 \%\) \\
\cline { 2 - 4 } & 5 k & 1.27 MHz & \(\pm 1.0 \%\) \\
\cline { 2 - 4 } & 10 k & 688 kHz & \(\pm 1.2 \%\) \\
\cline { 2 - 4 } & 100 k & 77.2 kHz & \(\pm 1.0 \%\) \\
\hline & 3.3 k & 707 kHz & \(\pm 1.4 \%\) \\
\cline { 2 - 4 } & 5 k & 501 kHz & \(\pm 1.2 \%\) \\
\cline { 2 - 4 } & 10 k & 269 kHz & \(\pm 1.6 \%\) \\
\cline { 2 - 4 } & 100 k & 28.3 kHz & \(\pm 1.1 \%\) \\
\hline
\end{tabular}

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is \(\pm 3\) standard deviation from average value for VDD \(=5 \mathrm{~V}\).

FIGURE 18-20:TRANSCONDUCTANCE(gm) OF HS OSCILLATOR vs. VdD


Shaded area is
beyond recommended range
FIGURE 18-21:TRANSCONDUCTANCE(gm)
OF LP OSCILLATOR vs. Vdd


FIGURE 18-22:TRANSCONDUCTANCE(gm) OF XT OSCILLATOR vs. VDD


FIGURE 18-23:TYPICAL XTAL STARTUPTIME vs. VDd (LP MODE, \(25^{\circ} \mathrm{C}\) )


FIGURE 18-24:TYPICAL XTAL STARTUPTIME
vs. Vdd (HS MODE, \(25^{\circ} \mathrm{C}\) )


FIGURE 18-25:TYPICAL XTAL STARTUP TIME vs. VDD (XT MODE, \(25^{\circ} \mathrm{C}\) )


FIGURE 18-26:TYPICAL IDD vs. VdD (LP MODE @ \(25^{\circ} \mathrm{C}\) )


LC Spec -> Typical \(=22.5 \mu \mathrm{~A}, 32 \mathrm{kHz}, 4.0 \mathrm{~V}\)

FIGURE 18-27:MAXIMUM IdD vs. VdD (LP MODE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


LC Spec \(->\) Maximum \(=48 \mu \mathrm{~A}, 32 \mathrm{kHz}, 4.0 \mathrm{~V}\)

FIGURE 18-28:TYPICAL IdD vs. Vdd (XT MODE @ \(25^{\circ} \mathrm{C}\) )


Typical \(=2.7 \mu \mathrm{~A}, 4 \mathrm{MHz}, 5.5 \mathrm{~V}\)

FIGURE 18-29:MAXIMUM IDD vs. VDD (XT MODE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


Maximum \(=5 \mathrm{~mA}, 4 \mathrm{MHz}, 5.5 \mathrm{~V}\)

FIGURE 18-30:TYPICAL Idd vs. Vdd (HS MODE @ \(25^{\circ} \mathrm{C}\) )


Typical \(=3.5 \mathrm{~mA}, 8 \mathrm{MHz}, 5.5 \mathrm{~V}\)

FIGURE 18-31:MAXIMUM IDD vs. VDD (HS MODE \(-40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) )


\footnotetext{
Maximum \(=7 \mathrm{~mA}, 8 \mathrm{MHz}, 5.5 \mathrm{~V}\)
}


\section*{PIC16C9XX}

NOTES:

\subsection*{19.0 PACKAGING INFORMATION}
\(19.1 \quad\) 64-Lead Plastic Surface Mount (TQFP 10×10×1 mm Body \(1.0 / 0.10 \mathrm{~mm}\) Lead Form))


DETAIL A


DETAIL B
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ Mackage Group: Plastic TQFP } \\
\hline \multirow{3}{*}{ Symbol } & \multicolumn{7}{c|}{ Millers } & \multicolumn{3}{c|}{ Inches } \\
\cline { 2 - 7 } & Min & Nominal & Max & Min & Nominal & Max \\
\hline \hline\(\alpha\) & \(0^{\circ}\) & - & \(7^{\circ}\) & \(0^{\circ}\) & - & \(7^{\circ}\) \\
\hline A & - & - & 1.20 & - & - & 0.047 \\
\hline A1 & 0.05 & 0.10 & 0.15 & 0.002 & 0.004 & 0.006 \\
\hline A2 & 0.95 & 1.00 & 1.05 & 0.037 & 0.039 & 0.041 \\
\hline b & 0.17 & 0.22 & 0.27 & 0.007 & 0.009 & 0.011 \\
\hline b1 & 0.17 & 0.20 & 0.23 & 0.007 & 0.008 & 0.009 \\
\hline D & - & 12.00 & - & - & 0.472 & - \\
\hline D1 & - & 10.00 & - & - & 0.394 & - \\
\hline E & - & 12.00 & - & - & 0.472 & - \\
\hline E1 & - & 10.00 & - & - & 0.394 & - \\
\hline e & - & 0.50 & - & - & 0.020 & - \\
\hline L & 0.45 & 0.60 & 0.75 & 0.018 & 0.024 & 0.030 \\
\hline N & 64 & 64 & 64 & 64 & 64 & 64 \\
\hline
\end{tabular}

\section*{PIC16C9XX}
\(19.2 \quad\) 64-Lead Plastic Dual In-line ( 750 mil )

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ Package Group: Plastic Dual In-Line (PLA) } \\
\hline \multirow{3}{*}{ Symbol } & \multicolumn{3}{c|}{ Millimeters } & & Inches \\
\cline { 2 - 7 } & Min & Max & Notes & Min & Max & Notes \\
\hline \hline\(\alpha\) & \(0^{\circ}\) & \(15^{\circ}\) & & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline A & - & 5.08 & & - & 0.200 & \\
\hline A1 & 0.51 & - & & 0.020 & - & \\
\hline A2 & 3.38 & 4.27 & & 0.133 & 0.168 & \\
\hline B & 0.38 & 0.56 & & 0.015 & 0.022 & \\
\hline B1 & .076 & 1.27 & Typical & 0.030 & 0.050 & Typical \\
\hline C & 0.20 & 0.30 & Typical & 0.008 & 0.012 & Typical \\
\hline D & 57.40 & 57.91 & & 2.260 & 2.280 & \\
\hline D1 & 55.12 & 55.12 & Reference & 2.170 & 2.170 & Reference \\
\hline E & 19.05 & 19.69 & & 0.750 & 0.775 & \\
\hline E1 & 16.76 & 17.27 & & 0.660 & 0.680 & \\
\hline e1 & 1.73 & 1.83 & Typical & 0.068 & 0.072 & Typical \\
\hline eA & 19.05 & 19.05 & Reference & 0.750 & 0.750 & Reference \\
\hline eB & 19.05 & 21.08 & & 0.750 & 0.830 & \\
\hline L & 3.05 & 3.43 & & 0.120 & 0.135 & \\
\hline N & 64 & 64 & & 64 & 64 & \\
\hline S & 1.19 & - & & 0.047 & - & \\
\hline S1 & 0.686 & - & & 0.027 & - & \\
\hline
\end{tabular}

\subsection*{19.3 68-Lead Plastic Leaded Chip Carrier (Square)}

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{ Package Group: Plastic Leaded Chip Carrier (PLCC) } \\
\hline \multirow{3}{*}{ Symbol } & Min & Max & Notes & Min & Max & Notes \\
\cline { 2 - 7 } & Mineses & 0.185 & \\
\hline \hline A & 4.191 & 4.699 & & 0.165 & 0.110 & \\
\hline A1 & 2.286 & 2.794 & & 0.090 & 0.995 & \\
\hline D & 25.019 & 25.273 & & 0.955 & 0.958 & \\
\hline D1 & 24.130 & 24.334 & & 0.900 & 0.930 & \\
\hline D2 & 22.860 & 23.622 & & 0.800 & - & Reference \\
\hline D3 & 20.320 & - & Reference & 0.985 & 0.995 & \\
\hline E & 25.019 & 25.273 & & 0.950 & 0.958 & \\
\hline E1 & 24.130 & 24.334 & & 0.900 & 0.930 & \\
\hline E2 & 22.860 & 23.622 & & 0.800 & - & Reference \\
\hline E3 & 20.320 & - & Reference & & 68 & - \\
\hline N & 68 & - & & - & 0.004 & \\
\hline CP & - & 0.102 & & 0.008 & 0.010 & \\
\hline LT & 0.203 & 0.254 & & & & \\
\hline
\end{tabular}

\section*{PIC16C9XX}

\subsection*{19.4 Package Marking Information}

68-Lead CERQUAD Windowed


64-Lead TQFP


68-Lead PLCC


64-Lead SDIP (Shrink DIP)



Example


Example


Example

\begin{tabular}{|lll|}
\hline Legend: & MM....M & Microchip part number information \\
& XX...X & Customer specific information \\
& AA & Year code (last 2 digits of calender year) \\
& BB & Week code (week of January 1 is week '01') \\
& C & \begin{tabular}{l} 
Facility code of the plant at which wafer is manufactured. \\
C
\end{tabular} \\
& Shandler, Arizona, U.S.A.
\end{tabular}
* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

\section*{APPENDIX A:}

The following are the list of modifications over the PIC16C5X microcontroller family:
1. Instruction word length is increased to 14-bits. This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file ( 192 bytes now versus 32 bytes before).
2. A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PAO are removed from STATUS register.
3. Data memory paging is redefined slightly. STATUS register is modified.
4. Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
5. OPTION and TRIS registers are made addressable.
6. Interrupt capability is added. Interrupt vector is at 0004 h .
7. Stack size is increased to 8 deep.
8. Reset vector is changed to 0000 h .
9. Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
10. Wake up from SLEEP through interrupt is added.
11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
12. PORTB has weak pull-ups and interrupt on change feature.
13. TOCKI pin is also a port pin (RA4) now.
14. FSR is made a full eight bit register.
15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VdD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
16. PCON status register is added with a Power-on Reset status bit ( \(\overline{\mathrm{POR}})\).
17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.

\section*{APPENDIX B: COMPATIBILITY}

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:
1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
5. Change reset vector to 0000 h .

\section*{PIC16C9XX}

\section*{APPENDIX C: WHAT'S NEW}

Figure 13-13 (Resistor Ladder and Charge Pump) in LCD Section.

Parameter D150 - Open Drain High Voltage.
DC and AC Characterization Graphs and Tables.

\section*{APPENDIX D: WHAT'S CHANGED}

Various descriptions for clarity.
Example code for Changing prescaler assignment between Timer0 and the WDT.

The A/D section has many changes that provide greater clarification of A/D operation.

The Instruction Set has Q-cycle activity listings for every instruction.

The following Electrical Characteristic Parameter values have changed to:
D011 (Standard Voltage Devices, C)
Typical \(22.5 \quad \mu \mathrm{~A}\)
\begin{tabular}{lll} 
Typical & 22.5 & \(\mu \mathrm{~A}\) \\
Max & 48 & \(\mu \mathrm{~A}\)
\end{tabular}

D022 (Standard Voltage Devices)
\begin{tabular}{lll} 
Typical & 40 & \(\mu \mathrm{~A}\) \\
Max & 55 & \(\mu \mathrm{~A}\)
\end{tabular}

D024 (Standard Voltage Devices)
\begin{tabular}{lll} 
Typical & 33 & \(\mu \mathrm{~A}\) \\
Max & 60 & \(\mu \mathrm{~A}\)
\end{tabular}

D001 (Extended Voltage Devices, LC)
Min 2.5 V
D011 (Extended Voltage Devices, LC)
\begin{tabular}{lll} 
Typical & 13.5 & \(\mu \mathrm{~A}\) \\
Max & 30 & \(\mu \mathrm{~A}\)
\end{tabular}

D022 (Extended Voltage Devices, LC)
Typical \(36 \quad \mu \mathrm{~A}\)
Max \(50 \quad \mu \mathrm{~A}\)

D024 (Extended Voltage Devices, LC)
Typical \(15 \quad \mu \mathrm{~A}\)
\begin{tabular}{lll} 
Max & 29 & \(\mu \mathrm{~A}\)
\end{tabular}

D030 (with TTL)
\begin{tabular}{llll} 
Max & \(0.5 \mathrm{~V} d \mathrm{D}\) & V & (ENTIRE RANGE) \\
Max & 0.8 V & V & \((4.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V})\)
\end{tabular}

D201, D202
Deleted D210 and D211, D251, D253, D260, D271
D222
\begin{tabular}{lll} 
Min & 5 & kHz \\
Typical & 15 & kHz \\
Max & 50 & kHz
\end{tabular}

D223, D224-units to ns.
Added D265 (VLCDADJ voltage limits.
Changed parameters:
\begin{tabular}{ll}
\(12-\) TckR & 35 ns Typical \\
\(13-\) TckF & 35 ns Typical \\
\(15-\) TioV2ckH & Tosc +200 ns Min
\end{tabular}

18 - TosH2ioL
30 - TmcL
34-Tioz
Timer0 and Timer1 External Clock Timings - Various.
53 - TccR,
54 - TccF
73 - TdiV2scH 50 ns Min
74 - TscH2diL 50 ns Min
Combined A/D specification tables for Standard and Extended Voltage devices.
INDEX
A
A/D
Accuracy/Error ..... 86
ADCONO ..... 79, 80
ADCON1 ..... 79, 80
ADIF ..... 80
Analog-to-Digital Converter ..... 79
Configuring Analog Port. ..... 83
Connection Considerations ..... 87
Conversion time ..... 85
Conversions ..... 84
Converter Characteristics ..... 158
Faster Conversion - Lower Resolution Tradeoff ..... 85
GO/DONE ..... 80
Internal Sampling Switch (Rss) Impedance ..... 82
Operation During Sleep ..... 86
Sampling Requirements ..... 82
Sampling Time ..... 82
Source Impedance ..... 82
Transfer Function ..... 87
A/D Conversion Clock ..... 83
Registers Section ..... 19
Absolute Maximum Ratings ..... 141
ACK. ..... \(70,74,75,76,77\)
ADCONO Register. ..... 19
ADCON1 Register ..... 20
ADIE bit ..... 26
ADIF bit ..... 27
ADRES ..... 19, 79, 80, 109
ALU ..... 9
Application Notes
AN546 ..... 79
AN552 ..... 33
AN556 ..... 29
AN578 ..... 63
AN594 ..... 57
AN607 ..... 107
Architecture
Harvard ..... 9
Overview ..... 9
von Neumann ..... 9
Assembler
MPASM Assembler ..... 138
B
BF ..... 74
Block Diagrams
A/D ..... 81
Capture Mode ..... 58
Compare Mode ..... 58
External Brown-out1 ..... 112
External Brown-out2 ..... 112
External Parallel Cystal Oscillator ..... 105
External Power-on Reset ..... 112
External Series Crystal Oscillator ..... 105
Interrupt Logic ..... 114
LCD Module ..... 90
On-Chip Reset Circuit ..... 106
PIC16C923 ..... 10
PIC16C924 ..... 11
PORTC ..... 35
PORTD ..... 36, 37
PORTE. ..... 38
PORTF ..... 39
PORTG ..... 40
PWM. ..... 59
RA3:RA0 and RA5 Port Pins ..... 31
RA4/T0CKI Pin ..... 31
RB3:RB0 Port Pins ..... 33
RB7:RB4 Port Pins ..... 33
RC Oscillator ..... 105
SSP ( \({ }^{2} \mathrm{C}\) Mode) ..... 73
SSP (SPI Mode) ..... 65
Timer0 ..... 45
Timer0/WDT Prescaler ..... 48
Timer 1 ..... 52
Timer2 ..... 55
Watchdog Timer ..... 116
Brown-out Protection Circuit ..... 112
C
C bit ..... 23
Capture/Compare/PWM (CCP)
Capture Mode. ..... 58
CCP1 ..... 57
CCP1CON ..... 109
CCPR1H ..... 109
CCPR1L ..... 109
Compare Mode ..... 58
Compare Mode Block Diagram ..... 58
Prescaler ..... 58
PWM Block Diagram ..... 59
PWM Mode ..... 59
PWM, Example Frequencies/Resolutions ..... 60
Section. ..... 57
Carry bit .....  9
CCP1CON Register ..... 19
CCP1IE bit ..... 26
CCP1IF bit ..... 27
CCPR1H Register ..... 19
CCPR1L Register ..... 19
Clocking Scheme ..... 15
Code Examples
Call of a Subroutine in Page 1 from Page 0 ..... 30
Changing Between Capture Prescalers ..... 58
Changing Prescaler (Timer0 to WDT) ..... 49
Changing Prescaler (WDT to Timer) ..... 49
Doing an A/D Conversion .....  84
I/O Programming ..... 41
\(I^{2} \mathrm{C}\) Module Operation ..... 78
Indirect Addressing ..... 30
Initializing PORTA ..... 31
Initializing PORTB ..... 33
Initializing PORTC ..... 35
Initializing PORTD ..... 36
Initializing PORTE ..... 38
Initializing PORTF. ..... 39
Initializing PORTG ..... 40
Loading the SSPBUF register ..... 65
Reading a 16 -bit Free-running Timer ..... 53
Code Protection ..... 103, 118
Computed GOTO ..... 29
Configuration Bits ..... 103
D
DC bit ..... 23
DC Characteristics ..... 142, 143
Development Support ..... 137
Development Tools. ..... 137
Digit Carry bit .....  9
Direct Addressing ..... 30
E
Electrical Characteristics ..... 141
External Power-on Reset Circuit ..... 112
F
Family of Devices
PIC16C9XX .....  6
FSR ..... 108
FSR Register ..... 19, 20, 21, 22, 30
Fuzzy Logic Dev. System (fuzzyTECH®-MP), ..... 139
G
GIE ..... 113
I
I/O Ports
Section ..... 31
I/O Programming Considerations ..... 41

\(I^{2} \mathrm{C}\)
Addressing \({ }^{2} \mathrm{C}\) C Devices ..... 70
Arbitration. ..... 72
BF ..... 74, 75
CKP. ..... 76
Clock Synchronization ..... 72
Combined Format ..... 71
\(I^{2} \mathrm{C}\) Overview ..... 69
Initiating and Terminating Data Transfer ..... 69
Master-Receiver Sequence ..... 71
Master-Transmitter Sequence ..... 71
Multi-master ..... 72
START ..... 69
STOP ..... 69, 70
Transfer Acknowledge ..... 70
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ..... 137
IDLE MODE ..... 78
In-Circuit Serial Programming ..... 103, 118
INDF ..... 108
INDF Register \(19,20,21,22,30\)
Indirect Addressing ..... 30
Instruction Cycle ..... 15
Instruction Flow/Pipelining ..... 15
Instruction Format ..... 119
Instruction Set
ADDLW. ..... 121
ADDWF. ..... 121
ANDLW ..... 122
ANDWF ..... 122
BCF ..... 122
BSF ..... 123
BTFSC ..... 123
BTFSS ..... 124
CALL ..... 124
CLRF ..... 125
CLRW ..... 125
CLRWDT ..... 126
COMF ..... 126
DECF ..... 126
DECFSZ ..... 127
GOTO ..... 127
INCF. ..... 128
INCFSZ ..... 128
IORLW ..... 129
IORWF ..... 129
MOVF ..... 130
MOVLW ..... 130
MOVWF ..... 130
NOP ..... 131
OPTION ..... 131
RETFIE ..... 131
RETLW ..... 132
RETURN ..... 132
RLF ..... 133
RRF ..... 133
SLEEP. ..... 134
SUBLW ..... 134
SUBWF ..... 135
SWAPF ..... 135
TRIS ..... 135
XORLW ..... 136
XORWF ..... 136
Section. ..... 119
INT Interrupt. ..... 115
INTCON 109, 113, 115
INTCON Register. ..... \(19,20,21,22,25,102\)
INTEDG ..... 115
INTEDG bit ..... 24
Inter-Integrated Circuit ( \({ }^{2} \mathrm{C}\) ) ..... 63
Internal Sampling Switch (Rss) Impedance ..... 82
Interrupt Flag ..... 113
Interrupts ..... 103, 113
RB7:RB4 Port Change ..... 33
IRP bit. ..... 23
K
KeeLoq \({ }^{\circledR}\) Evaluation and Programming Tools ..... 139
L
Loading of PC ..... 29
M
MCLR. ..... 106, 108
Memory
Data Memory ..... 17
Maps, PIC16C9XX ..... 17
Program Memory ..... 17
MP-DriveWay \({ }^{\text {TM }}\) - Application Code Generator ..... 139
MPLAB C ..... 139
MPLAB Integrated Development Environment Software ..... 138
0
One-Time-Programmable Devices ..... 7
OPCODE ..... 119
OPTION ..... 109, 115
OPTION Register. ..... 20, 22, 24
Orthogonal .....  9
OSC selection ..... 103
Oscillator
HS. ..... 104, 107
LP ..... 104, 107
Oscillator Configurations. ..... 104
Output of TMR2 ..... 55
P
Paging, Program Memory ..... 29
PC ..... 108
PCL Register ..... 19, 20, 21, 22, 29
PCLATH ..... 109
PCLATH Register ..... 19, 20, 21, 22, 29
PCON ..... 109
PCON Register ..... 28
PD. ..... 106, 108
\(\overline{P D}\) bit ..... 23
PICDEM-1 Low-Cost PICmicro Demo Board ..... 138
PICDEM-2 Low-Cost PIC16CXX Demo Board. ..... 138
PICDEM-3 Low-Cost PIC16CXXX Demo Board ..... 138
PICMASTER® In-Circuit Emulator ..... 137
PICSTART® Plus Entry Level Development System ..... 137
PIE1 ..... 113
PIE1 Register ..... 20, 26, 102
Pin Functions
MCLRVPP ..... 12
OSC1/CLKIN. ..... 12
OSC2/CLKOUT ..... 12
RAO/ANO ..... 12
RA1/AN1 ..... 12
RA2/AN2 ..... 12
RA3/AN3/VREF ..... 12
RA4/T0CKI ..... 12
RA5/AN4/SS ..... 12
RBO/INT ..... 12
RB1 ..... 12
RB2 ..... 12
RB3 ..... 12
RB4 ..... 12
RB5. ..... 12
RB6. ..... 12
RB7 ..... 12
RC0/T1OSO/T1CKI ..... 12
RC1/T1OSI ..... 12
RC2/CCP1 ..... 12
RC3/SCK/SCL ..... 12
RC4/SDI/SDA ..... 12
RC5/SDO ..... 12
RD0/SEG00 ..... 13
RD1/SEG01 ..... 13
RD2/SEG02 ..... 13
RD3/SEG03 ..... 13
RD4/SEG04 ..... 13
RD5/SEG29/COM3 ..... 13
RD6/SEG30/COM2 ..... 13
RD7/SEG31/COM1 ..... 13
RE0/SEG05 ..... 13
RE1/SEG06 ..... 13
RE2/SEG07 ..... 13
RE3/SEG08 ..... 13
RE4/SEG09 ..... 13
RE5/SEG10 ..... 13
RE6/SEG11 ..... 13
RE7/SEG27 ..... 13
RFO/SEG12 ..... 13
RF1/SEG13 ..... 13
RF2/SEG14 ..... 13
RF3/SEG15 ..... 13
RF4/SEG16 ..... 13
RF5/SEG17 ..... 13
RF6/SEG18 ..... 13
RF7/SEG19 ..... 13
RGO/SEG20 ..... 13
RG1/SEG21 ..... 13
RG2/SEG22 ..... 13
RG3/SEG23 ..... 13
RG4/SEG24 ..... 13
RG5/SEG25 ..... 13
RG6/SEG26 ..... 13
RG7/SEG28 ..... 13
VDD ..... 14
Vss. ..... 14
PIR1 ..... 113
PIR1 Register ..... 19, 102
POP ..... 29
POR ..... 107, 108
Special Function Registers, Section ..... 19
SP
Master Mode ..... 66
Serial Clock. ..... 65
Serial Data In ..... 65
Serial Data Out ..... 65
Serial Peripheral Interface (SPI) ..... 63
Slave Select ..... 65
SPI clock ..... 66
SPI Mode ..... 65
SSP
SSPADD 73, 74, 109
SSPBUF ..... \(66,73,74,76,109\)
SSPCON 64, 73, 75, 76, 109
SSPIF bit ..... 74, 75, 76, 77
SSPOV bit ..... 74
SSPSR ..... 66, 74, 76
SSPSTAT \(63,73,75,76,109\)
SSP I \({ }^{2} \mathrm{C}\)
Addressing ..... 74
Multi-master Mode ..... 77
Reception ..... 75
SSP \({ }^{2}\) C Operation ..... 73
START ..... 76
START (S ..... 77
STOP (P) ..... 77
Transmission ..... 76
SSPADD Register ..... 20
SSPBUF Register ..... 19
SSPCON Register ..... 19
SSPIE bit ..... 26
SSPIF bit ..... 27
SSPOV. ..... 74
SSPSTAT Register ..... 20
Stack ..... 29
Overflows ..... 29
Underflow ..... 29
STATUS ..... 108
STATUS Register. ..... 9, 20, 21, 22
T
TOCS bit ..... 24
T1CON Register ..... 19, 102
T2CON Register. ..... 19
TAD ..... 83
Timer Modules, Overview ..... 43
Timer0
RTCC ..... 108
TOIF. ..... 115
TMRO Interrupt ..... 115
Timer1
Resetting of Timer1 Registers ..... 54
Resetting Timer1 using a CCP Trigger Output ..... 54
T1CON ..... 51, 109
TMR1H ..... 109
TMR1L ..... 109
Timer2
T2CON ..... 55, 109
TIMER2 (TMR2) Module ..... 55
TMR2 ..... 109
Timers
Timer0
Block Diagram ..... 45
External Clock ..... 47
External Clock Timing ..... 47
Increment Delay ..... 47
Interrupt ..... 45

\section*{List of Equations And Examples}
Example 3-1: Instruction Pipeline Flow ..... 15
Example 4-1: Call of a Subroutine in Page 1 from Page 030
Example 4-2: Indirect Addressing ..... 30
Example 5-1: Initializing PORTA. ..... 31
Example 5-2: Initializing PORTB ..... 33
Example 5-3: Initializing PORTC ..... 35
Example 5-4: Initializing PORTD ..... 36
Example 5-5: Initializing PORTE ..... 38
Example 5-6: Initializing PORTF ..... 39
Example 5-7: Initializing PORTG ..... 40
Example 5-8: Read-Modify-Write Instructions on an I/O Port ..... 41
Example 7-1: Changing Prescaler (Timer0 \(\rightarrow\) WDT) ..... 49
Example 7-2: Changing Prescaler (WDT \(\rightarrow\) Timer0) ..... 49
Example 8-1: Reading a 16-bit Free-Running Timer ..... 53
Example 10-1: Changing Between Capture Prescalers. ..... 58
Example 10-2: PWM Period and Duty Cycle Calculation ... 60
Example 11-1: Loading the SSPBUF (SSPSR) Register.... 65
Equation 12-1: A/D Minimum Charging Time. ..... 82
Example 12-1: Calculating the Minimum Required Sample Time ..... 82
Example 12-2: Doing an A/D Conversion ..... 84
Example 12-3: 4-bit vs. 8-bit Conversion Times ..... 85
Example 13-1: Static MUX with 32 Segments ..... 100
Example 13-2: 1/3 MUX with 13 Segments ..... 100
Example 14-1: Saving STATUS, W, and PCLATH Registers in RAM ..... 115
List of Figures
Figure 3-1: PIC16C923 Block Diagram ..... 10
Figure 3-2: PIC16C924 Block Diagram ..... 11
Figure 3-3: Clock/lnstruction Cycle ..... 15
Figure 4-1: Program Memory Map and Stack. ..... 17
Figure 4-2: Register File Map ..... 18
Figure 4-3: Status Register (Address 03h, 83h, 103h 183h). ..... 23
Figure 4-4: OPTION Register (Address 81h, 181h) ..... 24
Figure 4-5: ..... 25
Figure 4-6: PIE1 Register (Address 8Ch) ..... 26
Figure 4-7: PIR1 Register (Address 0Ch) ..... 27
Figure 4-8: \(\quad\) PCON Register (Address 8Eh) ..... 28
Figure 4-9: Loading of PC In Different Situations. ..... 29
Figure 4-10: Direct/Indirect Addressing. ..... 30
Figure 5-1: Block Diagram of pins RA3:RA0 and RA5 ..... 31
Figure 5-2: Block Diagram of RA4/T0CKI Pin ..... 31
Figure 5-3: Block Diagram of RB3:RB0 Pins ..... 33
Figure 5-4: Block Diagram of RB7:RB4 Pins ..... 33
Figure 5-5: PORTC Block Diagram (Peripheral Output Override) ..... 35
Figure 5-6: PORTD<4:0> Block Diagram. ..... 36
Figure 5-7: PORTD<7:5> Block Diagram. ..... 37
Figure 5-8: PORTE Block Diagram ..... 38
Figure 5-9: PORTF Block Diagram ..... 39
Figure 5-10: PORTG Block Diagram. ..... 40
Figure 5-11: Successive I/O Operation ..... 41
Figure 7-1: Timer0 Block Diagram ..... 45
Figure 7-2: Timer0 Timing: Internal Clock/No Prescale 45
Figure 7-3: Timer0 Timing: Internal Clock/Prescale 1:2 46
Figure 7-4: Timer0 Interrupt Timing ..... 46
Figure 7-5: Timer0 Timing with External Clock ..... 47
Figure 7-6: Block Diagram of the Timer0/WDT
Prescaler. ..... 48
Figure 8-1: \(\quad\) T1CON: Timer1 Control Register (Address 10h) ..... 51
Figure 8-2: Timer1 Block Diagram ..... 52
Figure 9-1: Timer2 Block Diagram. ..... 55
Figure 9-2: T2CON: Timer2 Control Register (Address 12h) ..... 55
Figure 10-1: CCP1CON Register (Address 17h). ..... 57
Figure 10-2: Capture Mode Operation Block Diagram .... 58
Figure 10-3: ..... 58
Figure 10-4: Simplified PWM Block Diagram ..... 59Figure 10-5: PWM Output.
Figure 11-1: SSPSTAT: Sync Serial Port Status Register (Address 94h) ..... 63
Figure 11-2: SSPCON: Sync Serial Port Control Register (Address 14h) ..... 64
Figure 11-3: SSP Block Diagram (SPI Mode) ..... 65
Figure 11-4: SPI Master/Slave Connection .....  66
Figure 11-5: SPI Mode Timing, Master Mode. ..... 67
Figure 11-6: SPI Mode Timing
(Slave Mode With CKE = 0) ..... 67
Figure 11-7: SPI Mode Timing
(Slave Mode With CKE = 1) ..... 68
Figure 11-8: Start and Stop Conditions ..... 69
Figure 11-9: 7-bit Address Format. ..... 70
Figure 11-10: \(\mathrm{I}^{2} \mathrm{C}\) 10-bit Address Format ..... 70
Figure 11-11: Slave-receiver Acknowledge ..... 70
Figure 11-12: Data Transfer Wait State ..... 70
Figure 11-13: Master-transmitter Sequence ..... 71
Figure 11-14: Master-receiver Sequence ..... 71
Figure 11-15: Combined Format. ..... 71
Figure 11-16: Multi-master Arbitration (Two Masters) ..... 72
Figure 11-17: Clock Synchronization. ..... 72
Figure 11-18: SSP Block Diagram ( \({ }^{2} \mathrm{C}\) Mode) ..... 73
Figure 11-19: \(\quad I^{2} \mathrm{C}\) Waveforms for Reception (7-bit Address) ..... 75
Figure 11-20: \(\quad 1^{2} C\) Waveforms for Transmission (7-bit Address). .....  76
Figure 11-21: Operation of the \(\mathrm{I}^{2} \mathrm{C}\) Module in IDLE_MODE,RCV_MODE or XMIT_MODE78
Figure 12-1: ADCONO Register (Address 1Fh) ..... 79
Figure 12-2: ADCON1 Register (Address 9Fh) ..... 80
Figure 12-3: A/D Block Diagram ..... 81
Figure 12-4: Analog Input Model ..... 82
Figure 12-5: A/D Transfer Function . ..... 87
Figure 12-6: Flowchart of A/D Operation ..... 88
Figure 13-1: LCDCON Register (Address 10Fh) ..... 89
Figure 13-2: LCD Module Block Diagram ..... 90
Figure 13-3: LCDPS Register (Address 10Eh) ..... 90
Figure 13-4: Waveforms in Static Drive ..... 91
Figure 13-5: Waveforms in \(1 / 2\) MUX, \(1 / 3\) Bias Drive ..... 92
Figure 13-6: Waveforms in \(1 / 3\) MUX, \(1 / 3\) Bias ..... 93
Figure 13-7: Waveforms in \(1 / 4\) MUX, \(1 / 3\) Bias ..... 94
Figure 13-8: LCD Clock Generation ..... 95
Figure 13-9: Example Waveforms in 1/4 MUX Drive ..... 97
Figure 13-10: Generic LCDD Register Layout ..... 98
Figure 13-11: Sleep Entry/exit When SLPEN \(=1\) or CS1:CS0 = 00 .....  .99
Figure 13-12: LCDSE Register (Address 10Dh). ..... 100
Figure 13-13: Charge Pump and Resistor Ladder. ..... 101
Figure 14-1: Configuration Word ..... 103
Figure 14-2: Crystal/Ceramic Resonator Operation (HS, XT or LP OSC Configuration). ..... 104
Figure 14-3: External Clock Input Operation
(HS, XT or LP OSC Configuration). ..... 104

Figure 14-4: External Parallel Resonant Crystal
 Oscillator Circuit. ..... 105
Figure 14-5: External Series Resonant Crystal Oscillator Circuit. ..... 105
Figure 14-6: RC Oscillator Mode. ..... 105
Figure 14-7: Simplified Block Diagram of On-chip Reset Circuit ..... 106
Figure 14-8: Time-out Sequence on Power-up (MCLR not Tied to VDD): Case 1 ..... 111
Figure 14-9: Time-out Sequence on Power-up ( \(\overline{M C L R}\) Not Tied To VDD): Case 2 ..... 111
Figure 14-10: Time-out Sequence on Power-up (MCLR Tied to VDD) ..... 111
Figure 14-11: External Power-on Reset Circuit (for Slow Vdd Power-up) ..... 112
Figure 14-12: External Brown-out Protection Circuit 1. ..... 112
Figure 14-13: External Brown-out Protection Circuit \(2 .\). ..... 112
Figure 14-14: Interrupt Logic. ..... 114
Figure 14-15: INT Pin Interrupt Timing. ..... 114
Figure 14-16: Watchdog Timer Block Diagram. ..... 116
Figure 14-17: Summary of Watchdog Timer Registers... ..... 116
Figure 14-18: Wake-up from Sleep Through Interrupt ... ..... 118
Figure 14-19: Typical In-Circuit Serial Programming Connection ..... 118
Figure 15-1: General Format for Instructions ..... 119
Figure 17-1: LCD Voltage Waveform ..... 145
Figure 17-2: Load Conditions ..... 147
Figure 17-3: External Clock Timing ..... 148
Figure 17-4: CLKOUT and I/O Timing ..... 149
Figure 17-5: Reset, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer Timing ..... 150
Figure 17-6: Timer0 and Timer1 External Clock
Timings ..... 151
Figure 17-7: Capture/Compare/PWM Timings ..... 152
Figure 17-8: SPI Master Mode Timing (CKE = 0) ..... 153
Figure 17-9: \(\quad\) SPI Master Mode Timing \((C K E=1)\) ..... 153
Figure 17-10: SPI Slave Mode Timing (CKE = 0) ..... 154
Figure 17-11: SPI Slave Mode Timing (CKE = 1) ..... 154
Figure 17-12: \(\mathrm{I}^{2} \mathrm{C}\) Bus Start/Stop Bits Timing ..... 156
Figure 17-13: \(\left.\right|^{2} \mathrm{C}\) Bus Data Timing ..... 157
Figure 17-14: A/D Conversion Timing ..... 159
Figure 18-1: Typical IPD vs. VDD (WDT Disabled, RC Mode @ \(25^{\circ} \mathrm{C}\) ). ..... 161
Figure 18-2: Maximum IPD vs. VDD (WDT Disabled, RC Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 161
Figure 18-3: Typical IPD vs. VDD (WDT Enabled, RC Mode @ \(25^{\circ} \mathrm{C}\) ). ..... 161
Figure 18-4: Maximum IPD vs. VDD (WDT Enabled, RC Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 161
Figure 18-5: Typical IPD vs. VDD (LCD on(1), InternalRC(2), RC Mode @ \(25^{\circ} \mathrm{C}\) ).162
Figure 18-6: Maximum IPD vs. VDD (LCD on ( \(32 \mathrm{kHz}(1)\) ),Internal RC ( \(32 \mathrm{kHz}(2)\) ), RC Mode \(-40^{\circ} \mathrm{C}\) to\(+85^{\circ} \mathrm{C}\) )162
Figure 18-7: Typical IPD vs. VdD (LCD On(1), Timer1( \(32 \mathrm{kHz}(2)\) ), RC Mode @ \(25^{\circ} \mathrm{C}\) ).162
Figure 18-8: Maximum IPD vs. VDD (LCD On(1), Timer1 ( \(32 \mathrm{kHz}(2)\) ), RC Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) .... 162
Figure 18-9: Typical RC Oscillator Frequency vs. VDD. 163
Figure 18-10: Typical RC Oscillator Frequency vs. VDD. 163
Figure 18-11: Typical RC Oscillator Frequency vs. VDD. 163
Figure 18-12: Typical IPD vs. Timer1 Enabled ( 32 kHz ,RC0/RC1 = \(33 \mathrm{pF} / 33 \mathrm{pF}\), RC Mode)......... 163
Figure 18-13: Maximum IPD vs. Timer1 Enabled \(\left(32 \mathrm{kHz}, \mathrm{RC} / \mathrm{RC} 1=33 \mathrm{pF} / 33 \mathrm{pF}, 85^{\circ} \mathrm{C}\right.\) to \(-40^{\circ} \mathrm{C}\), RC Mode)163

Figure 18-14: Typical IDD vs. Frequency (RC Mode @ \(20 \mathrm{pF}, 25^{\circ} \mathrm{C}\) )164
Figure 18-15: Maximum IDD vs. Frequency
(RC Mode @ \(20 \mathrm{pF},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ). ..... 164
Figure 18-16: Typical IdD vs. Frequency(RC Mode @ \(100 \mathrm{pF}, 25^{\circ} \mathrm{C}\) ).165
Figure 18-17: Maximum IDD vs. Frequency (RC Mode @ \(100 \mathrm{pF},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 165
Figure 18-18: Typical IDD vs. Frequency (RC Mode @ \(300 \mathrm{pF}, 25^{\circ} \mathrm{C}\) ) ..... 166
Figure 18-19: Maximum IDD vs. Frequency (RC Mode @ \(300 \mathrm{pF},-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) )..... 166
Figure 18-20: Transconductance(gm) of HS Oscillatorvs. VDD167
Figure 18-21: Transconductance(gm) of LP Oscillator vs. VdD ..... 167
Figure 18-22: Transconductance(gm) of XT Oscillator vs. VdD. ..... 167
Figure 18-23: Typical XTAL Startup Time vs. VDD (LP Mode, \(25^{\circ} \mathrm{C}\) ) ..... 168
Figure 18-24: Typical XTAL Startup Time vs. VDD (HS Mode, \(25^{\circ} \mathrm{C}\) ) ..... 168
Figure 18-25: Typical XTAL Startup Time vs. VDD (XT Mode, \(25^{\circ} \mathrm{C}\) ) ..... 168
Figure 18-26: Typical IDD vs. VDD (LP Mode @ \(25^{\circ} \mathrm{C}\) ) ..... 168
Figure 18-27: Maximum IDD vs. VDD (LP Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 168
Figure 18-28: Typical IDD vs. VDD (XT Mode @ \(25^{\circ} \mathrm{C}\) ). ..... 169
Figure 18-29: Maximum IDD vs. VDD (XT Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 169
Figure 18-30: Typical IDD vs. VDD (HS Mode @ \(25^{\circ} \mathrm{C}\) ) ..... 169
Figure 18-31: Maximum IDD vs. VdD (HS Mode \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) ..... 169
List of Tables
Table 1-1: PIC16C9XX Family of Devices. ..... 6
Table 3-1: PIC16C9XX Pinout Description ..... 12
Table 4-1: \(\quad\) Special Function Register Summary ..... 19
Table 5-1: PORTA Functions ..... 32
Table 5-2: \(\quad\) Summary of Registers Associated with PORTA ..... 32
Table 5-3: PORTB Functions ..... 34
Table 5-4: \(\quad\) Summary of Registers Associated with PORTB ..... 34
Table 5-5: PORTC Functions ..... 35
Table 5-6: Summary of Registers Associated with PORTC ..... 35
Table 5-7: PORTD Functions ..... 37
Table 5-8: \(\quad\) Summary of Registers Associated with PORTD ..... 37
Table 5-9: PORTE Functions ..... 38
Table 5-10: \(\quad\) Summary of Registers Associated with PORTE ..... 38
Table 5-11: PORTF Functions. ..... 39
Table 5-12: Summary of Registers Associated with PORTF ..... 39
Table 5-13: PORTG Functions ..... 40
Table 5-14: Summary of Registers Associated with PORTG ..... 40
Table 7-1: \(\quad\) Registers Associated with Timer0 ..... 49
Table 8-1: \(\quad\) Capacitor Selection for the Timer1 Oscillator ..... 53
Table 8-2: \(\quad\) Registers Associated with Timer1 as a Timer/counter ..... 54
Table 9-1: \(\quad\) Registers Associated with Timer2 as a Timer/Counter. ..... 56
Table 10-1: CCP Mode - Timer Resource ..... 57
Table 10-2: Example PWM Frequencies and Resolutions at 8 MHz . ..... 60
Table 10-3: Registers Associated with Timer1, Capture and Compare ..... 61
Table 10-4: Registers Associated with PWM and Timer2 ..... 61
Table 11-1: Registers Associated with SPI Operation... ..... 68
Table 11-2: \(\quad I^{2} \mathrm{C}\) Bus Terminology. ..... 69
Table 11-3: \(\quad\) Data Transfer Received Byte Actions ..... 74
Table 11-4: Registers Associated with \(I^{2} \mathrm{C}\) Operation ..... 77
Table 12-1: TAD vs. Device Operating Frequencies ..... 83
Table 12-2: \(\quad\) Summary of A/D Registers ..... 88
Table 13-1: Frame Frequency Formulas . ..... 96
Table 13-2: Approx. Frame Freq in Hz using Timer1 @ 32.768 kHz or Fosc @ 8 MHz . ..... 96
Table 13-3: Approx. Frame Freq in Hz using internal RC osc @ 14 kHz ..... 96
Table 13-4: \(\quad\) Summary of Registers Associated with the LCD Module ..... 102
Table 14-1: Ceramic Resonators ..... 104
Table 14-2: \(\quad\) Capacitor Selection for Crystal Oscillator . 104
Table 14-3: Time-out in Various Situations ..... 107
Table 14-4: Status Bits and Their Significance ..... 108
Table 14-5: Reset Condition for Special Registers ..... 108
Table 14-6: Initialization Conditions for all Registers ..... 108
Table 15-1: Opcode Field Descriptions ..... 119
Table 15-2: PIC16CXXX Instruction Set ..... 120
Table 16-1: development tools from microchip ..... 140
Table 17-1: \(\quad\) Cross Reference of Device Specs for
Oscillator Configurations and Frequencies
of Operation (Commercial Devices)141
Table 17-2: LCD Module Electrical Specifications ..... 145
Table 17-3: VLCD Charge Pump Electrical Specifications ..... 145
Table 17-4: External Clock Timing Requirements ..... 148
Table 17-5: CLKOUT and I/O Timing Requirements .. ..... 149
Table 17-6: Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer Requirements ..... 150
Table 17-7: Timer0 and Timer1 External Clock Requirements ..... 151
Table 17-8: Capture/Compare/PWM Requirements ..... 152
Table 17-9: SPI Mode Requirements. ..... 155
Table 17-10: \({ }^{2} \mathrm{C}\) Bus Start/Stop Bits Requirements ..... 156
Table 17-11: \(\quad I^{2} C\) Bus Data Requirements ..... 157
Table 17-12: A/D Converter Characteristics:
PIC16C924-04 (Commercial, Industrial)
PIC16LC924-04 (Commercial, Industrial). 158
Table 17-13: A/D Conversion Requirements ..... 159
Table 18-1: RC Oscillator Frequencies ..... 167

\section*{ON-LINE SUPPORT}

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.
Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.
To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.
The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

\section*{Connecting to the Microchip InternetWeb Site}

The Microchip web site is available by using your favorite Internet browser to attach to:
www.microchip.com
The file transfer site is available by using an FTP service to connect to:

\section*{ftp.mchip.com/biz/mchip}

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Datasheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:
- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

\section*{Connecting to the Microchip BBS}

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe \({ }^{\circledR}\) communications network.

\section*{Internet:}

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

\section*{CompuServe Communications Network:}

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.
The following connect procedure applies in most locations.
1. Set your modem to 8 -bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
2. Dial your local CompuServe access number.
3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
4. Type +, depress the <Enter> key and "Host Name:" will appear.
5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.
In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.
For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.
Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

\section*{Systems Information and Upgrade Hot Line}

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:
\(1-800-755-2345\) for U.S. and most of Canada, and
\(1-602-786-7302\) for the rest of the world.

\footnotetext{
Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, ICSP, MPLAB and fuzzyLAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.
fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.
All other trademarks mentioned herein are the property of their respective companies.
}

\section*{PIC16C9XX}

\section*{READER RESPONSE}

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

\section*{To}

\section*{RE: Reader Response}

From: Name \(\qquad\)
Company \(\qquad\)
Address \(\qquad\)
City / State / ZIP / Country \(\qquad\)
Telephone: (___ \({ }^{-} \quad\) FAX: (___
Application (optional):
Would you like a reply? ___Y \(\qquad\) N

Device: PIC16C9XX Literature Number: DS30444E
Questions:
1. What are the best features of this document?
\(\qquad\)
2. How does this document meet your hardware and software development needs?
\(\qquad\)
3. Do you find the organization of this data sheet easy to follow? If not, why?
\(\qquad\)
\(\qquad\)
4. What additions to the data sheet do you think would enhance the structure and subject?
\(\qquad\)
\(\qquad\)
5. What deletions from the data sheet could be made without affecting the overall usefulness?
\(\qquad\)
\(\qquad\)
6. Is there any incorrect or misleading information (what and where)?
\(\qquad\)
7. How would you improve this document?
\(\qquad\)
\(\qquad\)
8. How would you improve our software, systems, and silicon products?
\(\qquad\)
\(\qquad\)

\section*{PIC16C9XX PRODUCT IDENTIFICATION SYSTEM}

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office.

* CL Devices are UV erasable and can be programmed to any device configuration. CL Devices meet the electrical requirement of each oscillator type (including LC devices).

\section*{Sales and Support}

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1. Your local Microchip sales office (see below)
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.
For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

\section*{Note the following details of the code protection feature on PICmicro \({ }^{\circledR}\) MCUs.}
- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.
If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

\section*{Trademarks}

The Microchip name and logo, the Microchip logo, FilterLab, KeELoQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

3 Printed on recycled paper.


Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro \({ }^{\oplus}\) 8-bit MCUs, KEELOQ \({ }^{\oplus}\) code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

\section*{Worldwide Sales and SERVICE}

\section*{AMERICAS}

\section*{Corporate Office}

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

\section*{Rocky Mountain}

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

\section*{Atlanta}

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

\section*{Boston}

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

\section*{Chicago}

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

\section*{Dallas}

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

\section*{Detroit}

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

\section*{Kokomo}

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

\section*{Los Angeles}

18201 Von Karman, Suite 1090
lrvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

\section*{New York}

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

\section*{San Jose}

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

\section*{Toronto}

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

\section*{ASIA/PACIFIC}

\section*{Australia}

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

\section*{China - Beijing}

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

\section*{China - Chengdu}

Microchip Technology Consulting (Shanghai
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

\section*{China - Fuzhou}

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

\section*{China - Shanghai}

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

\section*{China - Shenzhen}

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,

\section*{Renminnan Lu}

Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

\section*{Hong Kong}

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

\section*{India}

Microchip Technology Inc
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

\section*{Japan}

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

\section*{Korea}

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

\section*{Singapore}

Microchip Technology Singapore Pte Ltd.
200 Middle Road
\#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

\section*{Taiwan}

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

\section*{EUROPE}

\section*{Denmark}

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 4544209895 Fax: 4544209910

\section*{France}

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

\section*{Germany}

Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

\section*{Italy}

Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

\section*{United Kingdom}

Arizona Microchip Technology Ltd
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 441189215869 Fax: 44-118 921-5820```


[^0]:    Legend: Shaded cells are not used by PORTG.

[^1]:    Legend: $\quad x=$ unknown, $u=$ unchanged, $-=$ unimplemented read as ' 0 '. Shaded cells are not used by theTimer1 module.
    Note 1: Bits ADIE and ADIF are reserved on the PIC16C923, always maintain these bits clear.

