## ADG821/ADG822/ADG823

## FEATURES

$0.8 \Omega$ maximum on resistance @ $125^{\circ} \mathrm{C}$
$0.3 \Omega$ maximum on resistance flatness @ $125^{\circ} \mathrm{C}$
1.8 V to 5.5 V single supply

200 mA current carrying capability
Automotive temperature range: $-\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Rail-to-rail operation
8-lead MSOP
33 ns switching times
Typical power consumption: <0.01 $\mu \mathrm{W}$
TTL-/CMOS-compatible inputs
Pin-compatible with the ADG721/ADG722/ADG723

## APPLICATIONS

## Power routing

Battery-powered systems
Communication systems
Data acquisition systems
Audio and video signal routing
Cellular phones
Modems
PCMCIA cards
Hard drives
Relay replacement

## GENERAL DESCRIPTION

The ADG821/ADG822/ADG823 are monolithic CMOS singlepole, single-throw (SPST) switches. These switches are designed on an advanced submicron process that provides low power dissipation, yet gives high switching speed, low on resistance, and low leakage currents.

The ADG821/ADG822/ADG823 are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery-powered instruments.
Each switch of the ADG821/ADG822/ADG823 conducts equally well in both directions when on. The ADG821/ ADG822/ADG823 contain two independent SPST switches. The ADG821 and ADG822 differ only in that both switches are normally open and normally closed, respectively. In the ADG823, Switch 1 is normally open and Switch 2 is normally closed. The ADG823 exhibits break-before-make switching action.

The ADG821/ADG822/ADG823 are available in an 8 -lead MSOP.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC 0 INPUT.


Figure 2.


SWITCHES SHOWN FOR A LOGIC 0 INPUT.

Figure 3.

## PRODUCT HIGHLIGHTS

1. Very Low On Resistance: $0.5 \Omega$ typ.
2. On Resistance Flatness ( $\mathrm{R}_{\mathrm{flat}(\mathrm{ON})}$ ): $0.15 \Omega$ typ.
3. Automotive Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
4. Current Carrying Capability: 200 mA .
5. Low Power Dissipation. CMOS construction ensures low power dissipation.
6. 8-Lead MSOP.

## ADG821/ADG822/ADG823

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Functional Block Diagrams .....  1
General Description .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications .....  3
Absolute Maximum Ratings ..... 5
REVISION HISTORY
4/08—Rev. 0 to Rev. A
Updated Format Universal
Added Table 6. .....
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 12
8/02-Revision 0: Initial Version
ESD Caution ..... 5
Pin Configuration and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Test Circuits .....  9
Terminology ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 12

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | $25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C}^{1} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance (Ron) <br> On Resistance Match Between Channels ( $\Delta$ Ron) <br> On Resistance Flatness (Rflation) | $\begin{aligned} & 0.5 \\ & 0.6 \\ & 0.16 \\ & 0.2 \\ & 0.15 \\ & 0.23 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 0.25 \\ & 0.26 \end{aligned}$ | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 0.8 \\ & 0.28 \\ & 0.3 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=100 \mathrm{~mA} \text {, see Figure } 17 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=100 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=100 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS Source Off Leakage, Is (Off) Drain Off Leakage, ID (Off) Channel On Leakage, Id, Is (On) | $\begin{aligned} & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \\ & \pm 0.01 \\ & \pm 0.25 \end{aligned}$ | $\pm 3$ $\pm 3$ $\pm 3$ | $\begin{aligned} & \pm 25 \\ & \pm 25 \\ & \pm 25 \end{aligned}$ | nA typ nA max nA typ nA max nA typ nA max |  |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ <br> Input Low Voltage, VINL <br> Input Current <br> lind or $\mathrm{l}_{\text {INH }}$ <br> Digital Input Capacitance, Cin | $\begin{aligned} & 0.005 \\ & 4 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \\ & \pm 0.1 \end{aligned}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ <br> ton <br> toff <br> Break-Before-Make Time Delay, tвв (ADG823 Only) <br> Charge Injection <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Bandwidth -3 dB <br> $\mathrm{C}_{s}$ (Off) <br> $C_{D}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | $\begin{aligned} & 33 \\ & 45 \\ & 11 \\ & 16 \\ & 32 \\ & \\ & 15 \\ & 15 \\ & -52 \\ & -82 \\ & 24 \\ & 85 \\ & 98 \\ & 230 \end{aligned}$ | 48 19 | 52 21 | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> pC typ <br> dB typ <br> dB typ <br> MHz typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=35 \mathrm{pF}, \mathrm{~V}_{S}=3 \mathrm{~V} \text {, see Figure } 20 \\ & R_{L}=50 \Omega, C_{L}=35 \mathrm{pF}, \mathrm{~V}_{S}=3 \mathrm{~V} \text {, see Figure } 20 \\ & R_{L}=50 \Omega, C_{L}=35 \mathrm{pF}, \mathrm{~V}_{S 1}=V_{S 2}=3 \mathrm{~V}, \\ & \text { see Figure } 21 \\ & V_{S}=2.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{S}}=0 \Omega, C_{L}=1 \mathrm{nF} \text {, see Figure } 22 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 23 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 24 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 25 \\ & f=1 \mathrm{MHz} \\ & f=1 \mathrm{MHz} \\ & f=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS IdD | 0.001 |  | 2.0 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$, digital inputs $=0 \mathrm{~V}$ or 5.5 V |

[^0]
## ADG821/ADG822/ADG823

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | $25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C}^{1} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |
| Analog Signal Range |  |  | 0 V to $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| On Resistance (Ron) | 0.7 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{S}}=100 \mathrm{~mA}$, see Figure 17 |
|  | 1.4 | 1.5 | 1.6 | $\Omega$ max |  |
| On Resistance Match Between Channels ( $\Delta$ Ron) | 0.16 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{s}}=100 \mathrm{~mA}$ |
|  | 0.2 | 0.25 | 0.28 | $\Omega$ max |  |
| On Resistance Flatness (Rflation) | 0.3 |  | 0.33 | $\Omega$ typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD},} \mathrm{I}_{\mathrm{S}}=100 \mathrm{~mA}$ |
| LEAKAGE CURRENTS Source Off Leakage, Is (Off) |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |
|  | $\pm 0.01$ |  |  | nA typ | $\mathrm{V}_{S}=3.3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3.3 \mathrm{~V}$, see Figure 18 |
|  | $\pm 0.25$ | $\pm 3$ | $\pm 15$ | $n A \max$ |  |
| Drain Off Leakage, $\mathrm{l}_{\mathrm{D}}$ (Off) | $\pm 0.01$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V} / 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V} / 3.3 \mathrm{~V}$, see Figure 18 |
|  | $\pm 0.25$ | $\pm 3$ | $\pm 25$ | nA max |  |
| Channel On Leakage, $\mathrm{l}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\pm 0.01$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$, or 3.3 V , see Figure 19 |
|  | $\pm 0.25$ | $\pm 3$ | $\pm 25$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage, V $\mathrm{V}_{\text {INH }}$ | 0.005 |  | 2.0 | $\checkmark$ min |  |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ |  |  | 0.8 | $V$ max |  |
| Input Current |  |  |  |  |  |
| linl or linh |  |  |  | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
|  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{CIN}^{\text {I }}$ |  |  |  | pF typ |  |
| DYNAMIC CHARACTERISTICS² |  |  |  |  |  |
| ton | 48 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=35 \mathrm{pF}, \mathrm{V}_{S}=1.5 \mathrm{~V}$, see Figure 20 |
|  | 67 | 74 | 78 | ns max |  |
| $\mathrm{t}_{\text {OFF }}$ | 12 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=35 \mathrm{pF}, \mathrm{V}_{S}=1.5 \mathrm{~V}$, see Figure 20 |
|  | 18 | 20 | 23 | ns max |  |
| Break-Before-Make Time Delay, tBB (ADG823 Only) | 40 |  | 1 | ns typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=1.5 \mathrm{~V}$, |
|  |  |  |  | ns min | see Figure 21 |
| Charge Injection | $\pm 2$ |  |  | pC typ | $\mathrm{V}_{s}=1.5 \mathrm{~V} ; \mathrm{R}_{\mathrm{s}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$, see Figure 22 |
| Off Isolation | -52 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 23 |
| Channel-to-Channel Crosstalk | -82 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 24 |
| Bandwidth -3 dB | 24 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}$, see Figure 25 |
| $\mathrm{C}_{s}$ (Off) | 85 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 98 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | 230 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS ID | 0.001 |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$, digital inputs $=0 \mathrm{~V}$ or 3.6 V |
|  |  |  |  | $\mu \mathrm{A}$ typ |  |
|  |  | 1.0 | 2.0 | $\mu \mathrm{A}$ max |  |

[^1]
## ADG821/ADG822/ADG823

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| VDD to GND | -0.3 V to +7 V |
| Analog Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, S or D | 400 mA (pulsed at 1 ms , $10 \%$ duty cycle maximum) |
| Continuous Current, S or D | 200 mA |
| Operating Temperature Range <br> Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature (T, max) | $150^{\circ} \mathrm{C}$ |
| Package Power Dissipation | $\left(T_{J} \max -\mathrm{T}_{\mathrm{A}}\right.$ ) $/ \theta_{\mathrm{JA}}$ |
| 8-Lead MSOP Thermal Impedance |  |
| $\theta_{\mathrm{JA}}$ | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta$ лс | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering ( 10 sec ) | $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature (<20 sec ) | $235^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Truth Table for the ADG821/ADG822

| ADG821 INx | ADG822 INx | Switch $\mathbf{x}$ Condition |
| :--- | :--- | :--- |
| 0 | 1 | Off |
| 1 | 0 | On |

Table 5. Truth Table for the ADG823

| IN1 | IN2 | Switch S1 | Switch S2 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | Off | On |
| 0 | 1 | Off | Off |
| 1 | 0 | On | On |
| 1 | 1 | On | Off |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADG821/ADG822/ADG823

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | S1 | Source Terminal. This pin can be an input or output. |
| 2 | D1 | Drain Terminal. This pin can be an input or output. |
| 3 | IN2 | Logic Control Input. |
| 4 | GND | Ground (0 V) Reference. |
| 5 | S2 | Source Terminal. This pin can be an input or output. |
| 6 | D2 | Drain Terminal. This pin can be an input or output. |
| 7 | IN1 | Logic Control Input. |
| 8 | VDD | Most Positive Power Supply Potential. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. On Resistance vs. $V_{D}, V_{S}$


Figure 6. On Resistance vs. $V_{D}, V_{S} ; V_{D D}=1.8 \mathrm{~V}$


Figure 7. On Resistance vs. $V_{D}, V_{s}$ for Different Temperatures, $V_{D D}=5 \mathrm{~V}$


Figure 8. On Resistance vs. $V_{D}, V_{S}$ for Different Temperatures, $V_{D D}=3 V$


Figure 9. Leakage Current vs. Temperature


Figure 10. Charge Injection vs. Source Voltage

## ADG821/ADG822/ADG823



Figure 11. ton/toff vs. Temperature


Figure 12. Off Isolation vs. Frequency


Figure 13. On Response vs. Frequency


Figure 14. Crosstalk vs. Frequency


Figure 15. Logic Threshold Voltage vs. Supply Voltage


Figure 16. THD vs. Frequency

## TEST CIRCUITS



Figure 17. On Resistance


Figure 18. Off Leakage


Figure 19. On Leakage


Figure 20. Switching Times


Figure 21. Break-Before-Make Time Delay, вввм $^{\text {(ADG823 only) }}$


Figure 22. Charge Injection

## ADG821/ADG822/ADG823



Figure 23. Off Isolation


Figure 25. Bandwidth


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{v_{\text {OUT }}}{V_{S}}$

Figure 24. Channel-to-Channel Crosstalk

## TERMINOLOGY

## $V_{D D}$

Most positive power supply potential.

## GND

Ground (0 V) reference.
$I_{D D}$
Positive supply current.
S
Source terminal. May be an input or output.

## D

Drain terminal. May be an input or output.

## IN

Logic control input.

## Ron

Ohmic resistance between Terminal D and Terminal S.
$\Delta$ Ron $^{\prime}$
On resistance match between any two channels (that is, Ron $\max$ - RoN $\min$ ).

## $\mathrm{R}_{\text {flat(on) }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
$I_{s}$ (Off)
Source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
Drain leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathbf{O n})$

Channel leakage current with the switch on.
$V_{\mathrm{D}}, \mathrm{V}_{\mathrm{s}}$
Analog voltage on Terminal D and Terminal S.

## $V_{\text {INL }}$

Maximum input voltage for Logic 0 .
$V_{\text {INH }}$
Minimum input voltage for Logic 1.

Int $_{\text {( }} \mathrm{I}_{\text {INH }}$ )
Input current of the digital input.
Cs (Off)
Off switch source capacitance.
$\mathrm{C}_{\mathrm{D}}$ (Off)
Off switch drain capacitance.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On)
On switch capacitance.
$t_{\text {on }}$
Delay between applying the digital control input and the output switching on.
$t_{\text {off }}$
Delay between applying the digital control input and the output switching off.
tbвм $^{\text {bin }}$
Off time or on time measured between the $90 \%$ points of both switches, when switching from one address state to another.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Bandwidth

The frequency at which the output is attenuated by -3 dBs .

## On Response

The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch.

## ADG821/ADG822/ADG823

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-187-AA
Figure 26. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters

| Model | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| ADG821BRM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SQB |
| ADG821BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SQB |
| ADG821BRMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SOP |
| ADG821BRMZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SOP |
| ADG822BRM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SRB |
| ADG822BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SRB |
| ADG822BRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SRB |
| ADG822BRMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S1J |
| ADG822BRMZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S1J |
| ADG823BRM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SSB |
| ADG823BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SSB |
| ADG823BRMZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SSB\# |
| ADG823BRMZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SSB\# |

${ }^{1} Z=$ RoHS Compliant Part, \# denotes RoHS compliant product may be top or bottom marked.


[^0]:    ${ }^{1}$ On resistance parameters tested with $\mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1}$ On resistance parameters tested with $\mathrm{I}_{\mathrm{s}}=10 \mathrm{~mA}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

