Voltage Regulator - High Accuracy, Ultra Low Iq, Adjustable, Low Dropout

500 mA

The NCP3334 is a high performance, low dropout regulator. With accuracy of $\pm 0.9\%$ over line and load and ultra–low quiescent current and noise it encompasses all of the necessary features required by today's consumer electronics. This unique device is guaranteed to be stable without a minimum load current requirement and stable with any type of capacitor as small as $1.0~\mu F$. The NCP3334 offers reverse bias protection.

Features

- High Accuracy Over Line and Load (±0.9% at 25°C)
- Ultra-Low Dropout Voltage
- Low Noise
- Low Shutdown Current (0.07 μA)
- Reverse Bias Protected
- 2.6 V to 12 V Supply Range
- Thermal Shutdown Protection
- Current Limitation
- Requires Only 1.0 μF Output Capacitance for Stability
- Stable with Any Type of Capacitor (including MLCC)
- No Minimum Output Current Required for Stability
- This is a Pb-Free Device

Applications

- PCMCIA Card
- Cellular Phones
- Camcoders and Cameras
- Networking Systems, DSL/Cable Modems
- Cable Set-Top Box
- MP3/CD Players
- DSP Supply
- Displays and Monitors



ON Semiconductor®

http://onsemi.com





SOIC-8 CASE 751




A = Assembly Location

= Wafer Lot = Year

= Year = Work Week

= Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Typical Adjustable Version Application Schematic

PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Description | | |
|---------|----------|---|--|--|
| 1 | GND | Power Supply Ground | | |
| 2 | SD | Shutdown pin. When not in use, this pin should be connected to the input pin. | | |
| 3, 4 | IN | ower Supply Input Voltage | | |
| 5, 6 | OUT | Regulated output voltage. Bypass to ground with $C_{out} \geq 1.0 \mu F$. | | |
| 7 | FB | Feedback pin; reference voltage = 1.25 V. | | |
| 8 | NC | Not Connected | | |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|------------------|---------------------------------------|------|
| Input Voltage | V _{in} | -0.3 to +16 | V |
| Output Voltage | V _{out} | -0.3 to V _{in} +0.3 or 10 V* | V |
| Shutdown Pin Voltage | V _{sh} | -0.3 to +16 | V |
| Thermal Characteristics Thermal Resistance, Junction-to-Air | $R_{	hetaJA}$ | 238 | °C/W |
| Operating Junction Temperature Range | T _J | -40 to +150 | °C |
| Storage Temperature Range | T _{stg} | -50 to+150 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: This device series contains ESD protection and exceeds the following tests:

Human Body Model (HBM) JESD 22-A114-B

Machine Model (MM) JESD 22-A115-A

*Whichever is less. Reverse bias protection feature valid only if V_{out} – $V_{in} \leq 7.0 \ V.$

$\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{out} = 1.25 \ V \ (V_{ref}) \ typical, \ V_{in} = 2.9 \ V, \ T_{A} = -40 ^{\circ}C \ to \ +85 ^{\circ}C, \ unless \ otherwise \ noted.)$

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|---------------------|----------------|-------------------|-------------------------|----------|
| Reference Voltage Accuracy V_{in} = 2.9 V to V_{out} + 4.0 V, I_L = 0.1 mA to 500 mA, T_A = 25°C | V _{REF} | -0.9% 1.239 | 1.25 | +0.9% 1.261 | V |
| Reference Voltage Accuracy V_{in} = 2.9 V to V_{out} + 4.0 V, I_L = 0.1 mA to 500 mA, T_A = 0°C to +85°C | V _{REF} | -1.4% 1.233 | 1.25 | +1.4% 1.268 | V |
| Reference Voltage Accuracy (Note 1) $V_{in} = 2.9 \text{ V to V}_{out} + 4.0 \text{ V, I}_{L} = 0.1 \text{ mA to 500 mA, T}_{A} = -40^{\circ}\text{C to } +150^{\circ}\text{C}$ | V _{REF} | -1.5% 1.231 | 1.25 | +1.5% 1.269 | V |
| Line Regulation $V_{in} = 2.9 \text{ V to } 12 \text{ V}, \text{ I}_{L} = 0.1 \text{ mA}$ | Line _{Reg} | | 0.04 | | mV/V |
| Load Regulation $V_{in} = 2.9 \text{ V}, I_L = 0.1 \text{ mA to } 500 \text{ mA}$ | Load _{Reg} | | 0.04 | | mV/mA |
| Dropout Voltage, V_{out} = 2.5 V to 10 V I_L = 500 mA (Note 2) I_L = 300 mA I_L = 50 mA I_L = 0.1 mA | V _{Drop} | | | 340 230 110 10 | mV |
| Peak Output Current (Notes 1 and 2) (See Figure 6) | lpk | 500 | 700 | 860 | mA |
| Short Output Current (See Figure 6) $ V_{out} \leq 3.3 \text{ V} $ $ V_{out} > 3.3 \text{ V} $ | I _{sc} | | 990 | 900 1300 | mA |
| Thermal Shutdown | T _{JSD} | | 160 | | °C |
| Ground Current In Regulation $I_L = 500 \text{ mA (Note 2)}$ $I_L = 300 \text{ mA (Note 2)}$ $I_L = 50 \text{ mA}$ $I_L = 0.1 \text{ mA}$ | I _{GND} | | 9.0 4.6 0.8 | 14 7.5 2.5 190 | mA μA |
| In Dropout $V_{in} = V_{out} -0.1 \text{ V, I}_L = 0.1 \text{ mA}$ | | | - | 500 | μΑ |
| In Shutdown V _{SD} = 0 V | I _{GNDsh} | | 0.07 | 1.0 | μΑ |
| Output Noise I_L = 500 mA, f = 10 Hz to 100 kHz, C_{out} = 10 μF | V _{noise} | | 38 | | μVrms |
| Shutdown Threshold Voltage ON Threshold Voltage OFF | V _{THSD} | 2.0 | | 0.4 | V |
| \overline{SD} Input Current, V_{SD} = 0 V to 0.4 V or V_{SD} = 2.0 V to V_{in} $V_{in} \le 5.4$ V $V_{in} > 5.4$ V | I _{SD} | | 0.07 | 1.0 5.0 | μΑ |
| Output Current In Shutdown Mode, V _{out} = 0 V | I _{OSD} | | 0.07 | 1.0 | μΑ |
| Reverse Bias Protection, Current Flowing from the Output Pin to GND $(V_{in} = 0 \text{ V}, V_{out_forced} = V_{out} \text{ (nom)} \le 7 \text{ V}) \text{ (Note 3)}$ | I _{OUTR} | | 1.0 | | μΑ |
| RECOMMENDED OPERATING CONDITIONS | | | | | |

For output current capability for T_J < 0°C, please refer to Figure 8.
 T_A must be greater than 0°C.
 Reverse bias protection feature valid only if V_{out} − V_{in} ≤ 7.0 V.

Input Voltage

 V_{IN}

2.6

12




Figure 2. Dropout Voltage vs. Temperature




Figure 3. Ground Current vs. Temperature




Figure 4. Output Voltage vs. Temperature




Figure 5. Peak and Short Current vs. Temperature




Figure 6. Output Voltage vs. Output Current




Figure 7. Ripple Rejection vs. Frequency




Figure 8. Output Current Capability when set at 2.5 V $\rm V_{out}$




Figure 9. Stability with ESR vs. I_{out}

APPLICATIONS INFORMATION

Reverse Bias Protection

Reverse bias is a condition caused when the input voltage goes to zero, but the output voltage is kept high either by a large output capacitor or another source in the application which feeds the output pin.

Normally in a bipolar LDO all the current will flow from the output pin to input pin through the PN junction with limited current capability and with the potential to destroy the IC.

Due to an improved architecture, the NCP3334 can withstand up to 7.0 V on the output pin with virtually no current flowing from output pin to input pin, and only negligible amount of current (tens of μA) flowing from the output pin to ground for infinite duration.

Operation with output voltages in the range of 7 to 10 volts requires that the output to input voltage differential be less than 7 volts.

Input Capacitor

An input capacitor of at least $1.0 \mu F$, any type, is recommended to improve the transient response of the regulator and/or if the regulator is located more than a few inches from the power source. It will also reduce the circuit's sensitivity to the input line impedance at high frequencies. The capacitor should be mounted with the shortest possible track length directly across the regulator's input terminals.

Output Capacitor

The NCP3334 remains stable with any type of capacitor as long as it fulfills its 1.0 μF requirement. There are no constraints on the minimum ESR and it will remain stable up to an ESR of 5.0 Ω . Larger capacitor values will improve the noise rejection and load transient response.

Noise Reduction

A 68 pF capacitor connected in parallel with R1 (see Figure 1) is recommended to reduce output noise and improve stability.

Adjustable Operation

The output voltage can be set by using a resistor divider as shown in Figure 1 with a range of 1.25 to 10 V. The appropriate resistor divider can be found by solving the equation below. The recommended current through the resistor divider is from 10 μA to 100 μA . This can be accomplished by selecting resistors in the $k\Omega$ range. As result, the $I_{adj}*R2$ becomes negligible in the equation and can be ignored.

$$V_{out} = 1.25 * \left(1 + \frac{R1}{R2}\right) + I_{adj} * R2$$
 (eq. 1)

Example:

For V_{out} = 2.9 V, can use R_1 = 36 k Ω and R_2 = 27 k Ω .

$$1.25 * \left(1 + \frac{36 \text{ k}\Omega}{27 \text{ k}\Omega}\right) = 2.91 \text{ V}$$
 (eq. 2)

Dropout Voltage

The voltage dropout is measured at 97% of the nominal output voltage.

Thermal Considerations

Internal thermal limiting circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. This feature provides protection from a catastrophic device failure due to accidental overheating. This protection feature is not intended to be used as a substitute to heat sinking. The maximum power that can be dissipated, can be calculated with the equation below:

$$P_D = \frac{T_J(max) - T_A}{R_{\theta, JA}}$$
 (eq. 3)

For improved thermal performance, contact the factory for the DFN package option. The DFN package includes an exposed metal pad that is specifically designed to reduce the junction to air thermal resistance, $R_{\theta JA}$.

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|-------------------|-----------------------|
| NCP3334DADJG | SO-8 (Pb-Free) | 98 Units / Rail |
| NCP3334DADJR2G | SO-8 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

The products described herein NCP3334, may be covered by one or more of the following U.S. patents; 5,920,184, 5,966,004, and 5,834,926. There may be other patents pending.

Micro8 is a trademark of International Rectifier.



SOIC-8 NB CASE 751-07 **ISSUE AK**

DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| | MILLIMETERS | | INC | HES |
|-----|-------------|------|-------------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.80 | 5.00 | 0.189 | 0.197 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| С | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| Н | 0.10 | 0.25 | 0.004 0.010 | |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| М | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | SOIC-8 NB | | PAGE 1 OF 2 | |

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

| STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1 | 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1 |
|---|---|
| E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID | PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1 | PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1 | PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 |
| N 7. CATHODE, CON N 8. CATHODE, CON | MMON 5. COLLECTOR, DIE #2 MMON 6. COLLECTOR, DIE #2 MMON 7. COLLECTOR, DIE #1 MMON 8. COLLECTOR, DIE #1 |
| STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1 | STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN |
| STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT | ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE |
| STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN | STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN |
| 1 1 | |
| ; | STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN |

| DOCUMENT NUMBER: | 98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|--|--|-------------|
| DESCRIPTION: | SOIC-8 NB | | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

NCP3334DADJG NCP3334DADJR2G