

May 2014

FAN9672 Two-Channel Interleaved CCM PFC Controller

Features

- Continuous Conduction Mode Control
- Two-Channel PFC Control (Maximum)
- Average Current-Mode Control
- PFC Slave Channel Management Function
- Programmable Operation Frequency Range:
 18 kHz~40 kHz or 55 kHz~75 kHz
- Programmable PFC Output Voltage
- Two Current-Limit Functions
- TriFault Detect™ Protects Against Feedback Loop Failure
- SAG Protection
- Programmable Soft-Start
- Under-Voltage Lockout (UVLO)
- Differential Current Sensing
- Available in 32-Pin LQFP Package

Applications

- High-Power AC-DC Power Supply
- DC Motor Power Supply
- White Goods; e.g. Air Conditioner Power Supply
- Server and Telecom Power Supply
- UPS
- Industrial Welding and Power Supply

Description

The FAN9672 is an interleaved two-channel Continuous Conduction Mode (CCM) Power Factor Correction (PFC) controller IC intended for PFC pre-regulators. Incorporating circuits for leading edge, average current, and "boost"-type power factor correction; the FAN9672 enables the design of a power supply that fully complies with the IEC1000-3-2 specification. Interleaved operation provides substantial reduction in the input and output ripple currents and the conducted EMI filtering becomes simpler and cost effective.

An innovative channel-management function allows the power level of the slave channels to be loaded and unloaded smoothly according to the setting voltage on the CM pin, improving the PFC converter's load transient response.

The FAN9672 also incorporates a variety of protection functions, including: peak current limiting, input voltage brownout protection, and TriFault Detect™ function.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FAN9672Q	-40°C to 105°C	32-Lead, Low Quad Flat Package (LQFP), JEDEC MS-026, Variation BBA, 7 mm Square	Tray

1

Typical Application





Figure 1. Typical Application Diagram for Two-Channel PFC Converter


Block Diagram



* FR: Full Range AC Input, AC85V~264V HV: High Voltage Range AC Input, AC180~264V

Figure 2. Functional Block Diagram

Pin Configuration / Marking Information



F - Fairchild Logo

Z - Plant Code

X – 1-Digit Year Code

Y – 1-Digit Week Code

TT – 2-Digit Die Run Code

T – Package Type (Q:LQFP)

M - Manufacture Flow Code

Figure 3. Pin Layout (Top View)

Pin Definitions

Pin#	Name	Description					
1	BIBO	Brown-In /Out Level Setting. This pin is used for brown in /out setting.					
2	PVO	Programmable Output Voltage . DC voltage from a microcontroller (MCU) can be applied to this pin to program the output voltage level. The operation range is $3.5 \text{ V} \sim 0.5 \text{ V}$. If $\text{V}_{\text{PVO}} < 0.5 \text{ V}$, the PVO function is disabled.					
3	ILIMIT	urrent Command Clamp Setting. Average current mode is to control the average value of ductor current by a current command. Connecting a resistor and a capacitor to this pin can etermine a limit value of the current command.					
4	GC	Setting of Gain Modulator. A resistor, connected from this pin to ground, is used to adjust the output level of the gain modulator. A small capacitor connected from this pin to GND is recommended for noise filtering.					
5	RI	Oscillator Setting . There are two oscillator frequency ranges: 18 k~40 kHz and 50 k~75 kHz. A resistor connected from RI to ground determines the switching frequency. A resistor value between 10.6 k \sim 44.4 k Ω is recommended.					
6	RLPK	Ratio of V _{LPK} and V _{IN} . Connect a resistor and a capacitor to this pin to adjust the ratio of V _{IN} peak to V _{LPK} . Typical value is 12.4 k Ω (1:100 of V _{LPK} and V _{IN} peak). The accuracy of V _{LPK} is primarily determined by the tolerance of R _{RLPK} at this pin.					
7	ILIMIT2	Peak Current Limit Setting . Connect a resistor and a capacitor to this pin to set the over-current limit threshold and to protect power devices from damage due to inductor saturation. This pin sets the over-current threshold for cycle-by-cycle current limit.					
8	LPK	Peak of Line Voltage . This pin can be used to provide information about the peak amplitude of the line voltage to an MCU.					
9	RDY	Output Ready Signal. When the feedback voltage on FBPFC reaches 2.4 V, the RDY pin outputs a high V_{RDY} signal to inform the MCU that the downstream power stage can start normal operation. If AC brownout is detected, the V_{RDY} signal is LOW to signal to the MCU it is not ready.					

Pin Definitions (Continued)

Pin#	Name	Description			
10	IEA1	Output 1 of PFC Current Amplifier. The signal from this pin is compared with an internal sawtooth to determine the pulse width for PFC gate drive 1.			
11	IEA2	Dutput 2 of PFC Current Amplifier . The signal from this pin is compared with an internal sawtooth o determine the pulse width for PFC gate drive 2.			
12	NC	No Connection			
13	CM1	channel 1 Management Setting. This pin is used to configure the characteristic of PFC enable / isable. The "PFC enabling" pull voltage on this pin is LOW (=0 V) to enable and HIGH (>4 V) to isable the whole PFC system.			
14	CM2	Channel 2 Management Setting . There are two control methods for channel 2. The first uses an external signal to enable / disable channel 2 ($V_{CM2} = 0 \text{ V} / V_{CM2} > 4 \text{ V}$). The second is linear increase / decrease loading of channel 2 when power level, V_{VEA} , triggers the setting level of V_{CM2} .			
15	NC	No Connection			
16	VIR	nput Voltage Range Setting . A capacitor and a resistor are connected in parallel from this pin to GND. When $V_{VIR} > 3.5 \text{ V}$, the PFC controller only works for the high-voltage input range (180 $V_{AC} \sim 264 V_{AC}$) and R_{IAC} must be 12 MΩ. When $V_{VIR} < 1.5 \text{ V}$, the PFC controller works for the full line voltage range (90 $V_{AC} \sim 264 V_{AC}$) and R_{IAC} must be 6 MΩ. Voltage 1.5 V to 3.5 V is not allowed.			
17	LS	Setting for Current Predict Function . A resistor, connected from this pin to ground, is used to adjust the compensation of the linear predict function (LPT). A small capacitor connected from this pin to GND is recommended for noise filtering.			
18	NC	No Connection			
19	NC	No Connection			
20	CS2-	Negative PFC Current Sense2 Input			
21	CS2+	Positive PFC Current Sense2 Input			
22	CS1-	Negative PFC Current Sense1 Input			
23	CS1+	Positive PFC Current Sense1 Input			
24	GND	Ground			
25	NC	No Connection			
26	OPFC2	PFC Gate Drive 2 . The totem-pole output drive for the PWM MOSFET or IGBT. This pin has an internal 15 V clamp to protect the external power switch.			
27	OPFC1	PFC Gate Drive 1 . The totem-pole output drive for the PWM MOSFET or IGBT. This pin has an internal 15 V clamp to protect the external power switch.			
28	VDD	External Bias Supply for the IC. The typical turn-on and turn-off threshold voltages are 12.8 V and 10.8 V, respectively.			
29	FBPFC	Voltage Feedback Input for PFC. Inverting input of the PFC error amplifier. This pin is connected to the PFC output through a resistor divider network.			
30	VEA	Output of PFC Voltage Amplifier. The error amplifier output for the PFC voltage feedback loop. A compensation network is connected between this pin and ground.			
31	SS	Soft-Start . Connect a capacitor to this pin to set the soft-start time. Pull this pin to ground to disable the gate drive outputs OPFC1 and OPFC2.			
32	IAC	Input AC Current. During normal operation, this input provides a current reference for the multiplier. The recommended maximum current on IAC, I _{AC} , is 100 μA.			

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Para	ameter	Min.	Max.	Unit
V_{DD}	DC Supply Voltage			30	V
V _{OPFC}	Voltage on OPFC1, OPFC2 Pins		-0.3	V _{DD} +0.3 V	V
VL	Voltage on IAC, BIBO, LPK, RLPK, FICM1, CM2, ILIMIT, ILIMIT2, RI, PVO,	BPFC, VEA, CS1+, CS2+, CS1-, CS2-, , GC, LS, VIR Pins	-0.3	7.0	V
V _{IEA}	Voltage on IEA1, IEA2, SS Pins		0	8	V
I _{IAC}	Input AC Current			1	mA
I _{PFC-OPFC}	Peak PFC OPFC Current, Source or	Sink		0.5	Α
P _D	Power Dissipation, T _A < 50°C			1640	mW
R _{⊙ j-a}	Thermal Resistance (Junction-to-Air)			77	°C/W
TJ	Operating Junction Temperature		-40	150	°C
T _{STG}	Storage Temperature Range	7	-55	150	°C
TL	Lead temperature (Soldering)			260	°C
ESD		Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	\	4	kV
		Charged Device Model, JESD22-C101		2	

Notes:

- 1. All voltage values, except differential voltage, are given with respect to GND pin.
- 2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

Recommended Operating Conditions

The recommended operating conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{DD-OP}	Operating Voltage		15		V
L _{MISMATCH}	Boost Inductor Mismatch	-5		+5	%

Unless otherwise noted, $V_{DD} = 15 \text{ V}$ and $T_J = -40 \sim 105 ^{\circ}\text{C}$.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VDD Section	1		1	1		1
I _{DD ST}	Startup Current	$V_{DD} = V_{TH-ON} - 0.1 \text{ V}$		30	80	μA
I _{DD-OP}	Operating Current	$V_{DD} = 14 \text{ V}$; Output Not Switching, $R_{RI} = 25 \text{ k}\Omega$	4	6	7	mA
$V_{\text{TH-ON}}$	Turn-On Threshold Voltage	V _{DD} Rising		12.8		V
ΔV_{TH}	UVLO Hysteresis		2		3	V
$V_{\text{DD-OVP}}$	V _{DD} OVP Threshold	OPFC1~2 Disabled, IEA1~2 and SS Pull LOW	23	24	25	V
$\Delta V_{DD\text{-}OVP}$	V _{DD} OVP Hysteresis			1		V
t _{D-OVP}	V _{DD} OVP Debounce Time				80	μs
Oscillator ⁽³⁾						
V_{RI}	Voltage on RI	$R_{RI} = 25 \text{ k}\Omega$	1.15	1.20	1.25	V
fosc ₁	PFC Frequency of R _{RI} =25 kΩ	$R_{RI} = 25 \text{ k}\Omega$	30	32	34	kHz
f _{OSC2}	PFC Frequency of R _{RI} =62 kΩ	$R_{RI} = 12.5 \text{ k}\Omega$	58	62	66	kHz
f_{DV}	Voltage Stability	$13 \text{ V} \leq \text{V}_{DD} \leq 22 \text{ V}$			2	%
f _{DT}	Temperature Stability				2	V
ΔV _{IEA-SAW32}	V _{IEA-SAW} of PFC Frequency=32 kHz	$R_{RI} = 25 \text{ k}\Omega$		5		V
ΔV _{IEA-SAW64}	V _{IEA-SAW} of PFC Frequency=64 kHz	$R_{RI} = 12.5 \text{ k}\Omega$		5.15		V
D _{PFC-MAX}	Maximum Duty Cycle	V _{IEA} > 7 V	94	97		%
D _{PFC-MIN}	Minimum Duty Cycle	V _{IEA} < 1 V			0	%
f _{RANGE1}	Frequency Range 1 ^(3,6)		18		40	kHz
f _{RANGE2}	Frequency Range 2 ^(3,6)		55		75	kHz
t _{DEAD-MIN}	Minimum Dead Time	$R_{RI} = 10.7 \text{ k}\Omega$		600		ns
VIR						
$V_{\text{VIR-H}}$	Setting Level for High Voltage Input Range	$R_{VIR} = 500 \text{ k}\Omega \text{ (V}_{VIR} = 5 \text{ V)}$	3.5		7	V
$V_{\text{VIR-L}}$	Setting Level for Low Voltage Input Range or Full Voltage Input Range	V _{VIR} = 0 V			1.5	V
I _{VIR}	Source Current of VIR Pin		7	10	13	μΑ
PFC Soft-Sta	art					
I _{SS}	Constant Current Output for Soft- Start	System Brown-in		22		μA
V _{SS}	Maximum Voltage on SS		6.8			V
I _{SS- Discharge}	Discharge Current of SS Pin	Brownout, SAG, CM1>4 V, R _{RI} Open / Short, OTP		60	M	μA
Low-Power	Detect Comparator					
V _{VEA-OFF}	VEA Voltage Off	When V _{VEA-OFF} < 0.3 V, V _{OPFC1-2} Turns Off & V _{IEA} 1~2 Pulls LOW		0.3		V

Unless otherwise noted, V_{DD} = 15 V and T_J = -40~105°C.

Av (Gmv - IFBPFC-L IFBPFC-H IBS IFBPFC-FL VVEA-H (VVEA-L (Amplifier Reference Voltage Open-Loop Gain ⁽³⁾ Transconductance Maximum Source Current Maximum Sink Current Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	$PVO = GND, T_J = 25^{\circ}C$ $V_{NONINV} - V_{INV} = 0.5 \text{ V}, T_J = 25^{\circ}C$ $V_{FBPFC} = 2 \text{ V}, V_{VEA} = 3 \text{ V}$ $V_{FBPFC} = 3 \text{ V}, V_{VEA} = 3 \text{ V}$ $FBPFC \text{ Floating}$ $V_{FBPFC} = 2 \text{ V}$ $V_{FBPFC} = 3 \text{ V}$	2.45 42 40 -1 5.7	2.50 65 100 50 -50 500 6.0	2.55 -40 1	V dB µmho µA µA µA nA
Av (Gmv - IFBPFC-L IFBPFC-H IBS IFBPFC-FL VVEA-H (VVEA-L IVEA-DIS	Open-Loop Gain ⁽³⁾ Transconductance Maximum Source Current Maximum Sink Current Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	$V_{NONINV} - V_{INV} = 0.5 \text{ V}, T_{J} = 25^{\circ}\text{C}$ $V_{FBPFC} = 2 \text{ V}, V_{VEA} = 3 \text{ V}$ $V_{FBPFC} = 3 \text{ V}, V_{VEA} = 3 \text{ V}$ $FBPFC \text{ Floating}$ $V_{FBPFC} = 2 \text{ V}$ $V_{FBPFC} = 3 \text{ V}$	40	65 100 50 -50	-40	dB μmho μA μA μA ηA
Gm _V I _{FBPFC-L} I _{FBPFC-H} I _{BS} I _{FBPFC-FL} V _{VEA-H} V _{VEA-L} I _{VEA-DIS} I _{VEA-DIS}	Transconductance Maximum Source Current Maximum Sink Current Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	$V_{FBPFC} = 2 \text{ V}, V_{VEA} = 3 \text{ V}$ $V_{FBPFC} = 3 \text{ V}, V_{VEA} = 3 \text{ V}$ $FBPFC \text{ Floating}$ $V_{FBPFC} = 2 \text{ V}$ $V_{FBPFC} = 3 \text{ V}$	40 -1	100 50 -50	-	μmho μA μA μA nA
IFBPFC-H IBS IFBPFC-FL VVEA-H VVEA-L IVEA-DIS	Maximum Source Current Maximum Sink Current Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	$V_{FBPFC} = 2 \text{ V}, V_{VEA} = 3 \text{ V}$ $V_{FBPFC} = 3 \text{ V}, V_{VEA} = 3 \text{ V}$ $FBPFC \text{ Floating}$ $V_{FBPFC} = 2 \text{ V}$ $V_{FBPFC} = 3 \text{ V}$	-1	50 -50 500	-	μΑ μΑ μΑ ηΑ
IFBPFC-H IBS IFBPFC-FL VVEA-H VVEA-L IVEA-DIS	Maximum Sink Current Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	V _{FBPFC} = 3 V, V _{VEA} = 3 V FBPFC Floating V _{FBPFC} = 2 V V _{FBPFC} = 3 V	-1	-50 500	-	μA μA nA
IBS I IFBPFC-FL I VVEA-H (VVEA-L (IVEA-DIS I	Input Bias Current Range Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	FBPFC Floating V _{FBPFC} = 2 V V _{FBPFC} = 3 V		500	-	μA nA
IFBPFC-FL IVVEA-H (VEA-L IVEA-DIS I	Pull HIGH Current for FBPFC Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	V _{FBPFC} = 2 V V _{FBPFC} = 3 V			1	nA
V _{VEA-H} (V _{VEA-L} (V _{VEA-DIS} I	Output High Voltage on V _{VEA} Output Low Voltage on V _{VEA}	V _{FBPFC} = 2 V V _{FBPFC} = 3 V	5.7			
V _{VEA-L} (Output Low Voltage on V _{VEA}	V _{FBPFC} = 3 V	5.7	6.0		
I _{VEA-DIS}						V
	Discharge Current	December 1 D. Ocean /Obernt		0	0.15	V
Current Error		Brownout, R _{RI} Open /Short, OTP, SAG		10		μА
	Amplifier 1~2			•		
G _{mi}	Transconductance	$V_{NONINV} = V_{INV}, V_{IEA} = 4 V,$ $V_{ILIMIT} > 0.6V, T_J = 25^{\circ}C$	1	88		µmho
V _{OFFSET}	Input Offset Voltage	$\begin{split} V_{VEA} &= 0.45 \text{ V}, R_{IA}C = 12 \text{ M}\Omega, \\ V_{IAC} &= 311 \text{ V}, V_{FBPFC} = 2 \text{ V}, \\ V_{VIR} &= 5 \text{ V}, T_J = 25^{\circ}C \end{split}$		0		mV
V _{IEA-H}	Output High Voltage		6.8	7.0		V
V _{IEA-L}	Output Low Voltage			0	0.4	V
I _L \$	Source Current	$V_{NONINV} - V_{INV}$, = +0.6 V, $V_{IEA} = 1 \text{ V}$, $V_{ILIMIT} > 0.6 \text{ V}$	35	50		μA
I _H §	Sink Current	$V_{NONINV} - V_{INV}$, = -0.6 V, $V_{IEA} = 6.5 \text{ V}$, $V_{ILIMIT} > 0.6 \text{ V}$		-50	-35	μA
A _I	Open-Loop Gain ⁽³⁾		40	50		dB
	IEA Pin Pull LOW Capability Protection	V _{IEA} > = 5 V	500			μA
Brown-In /Out	t		. //			
V DID O EI	Low Threshold of BO at Full Range AC Input	V_{VIR} < 1.5 V, R_{IAC} = 6 M Ω	1.00	1.05	1.10	V
ΔV _{BIBO-F}	Hysteresis	$V_{BIBO} > V_{BIBO-FL} + \Delta V_{BIBO-F},$ System Brown-in, Start SS		850	/	mV
	Low Threshold of BO at High Voltage Single Range AC Input	$V_{VIR} > 3.5 \text{ V}, R_{IAC} = 12 \text{ M}\Omega$	1.00	1.05	1.10	V
ΔV _{BIBO-H}	Hysteresis	$V_{BIBO} > V_{BIBO-HH} + \Delta V_{BIBO-H},$ System Brown-in, Start SS		700	/ E	mV
t _{UVP} l	Under-Voltage Protection Delay			450		ms
TriFault Detec	ct TM					
V _{PFC-UVP}	PFC Feedback Under-Voltage Pro	otection	0.4	0.5	0.6	V
V _{PFC-OVP}	Over-Voltage Protection		2.70	2.75	2.80	V
ΔV _{PFC-OVP}	PFC OVP Hysteresis		200	250	300	mV
	FBPFC Open Delay ⁽³⁾	V _{FBPFC} = V _{PFC-UVP} to FBPFC Open, 470 pF from FBPFC to GND		2		ms
t _{FBPFC-UVP} (Under-Voltage Protection Deboun	•		50		μs

Unless otherwise noted, V_{DD} = 15 V and T_J = -40~105°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
PFC ILIMIT2	(CS1 /CS2)	1		ı		.1
V _{ILIMIT2-CS1}	Peak Current Limit Voltage	CS1> $V_{ILIMIT2}$, OPFC1 Disables Cycle by Cycle Limit, $V_{IEA}1\sim2$ Pull LOW, $R_{ILIMIT2}=30~k\Omega$, $R_{RI}=25~k\Omega$		1.48		V
V _{ILIMIT2-CS2}	Peak Current Limit Voltage	$\begin{array}{l} \text{CS2} > \text{V}_{\text{ILIMIT2}}, \text{OPFC2 Disables} \\ \text{Cycle by Cycle Limit, V}_{\text{IEA}} 1 2 \\ \text{Pull LOW, R}_{\text{ILIMIT2}} = 30 \text{ k}\Omega, \\ \text{R}_{\text{RI}} = 25 \text{ k}\Omega \end{array}$		1.48		V
I _{ILIMIT2}	Output Current for Peak Current Limit Setting	$R_{RI} = 25 \text{ k}\Omega, V_{RI}/R_{RI}, T_J = 25^{\circ}\text{C}$		49.5		μА
t _{PFC-Bnk1}	Leading-Edge Blanking Time of ILIMIT of Channel 1	V _{DD} = 15 V, OPFC Drops to 9 V		250		ns
t _{PFC-Bnk2}	Leading-Edge Blanking Time of ILIMIT of Channel 2	V _{DD} = 15 V, OPFC Drops to 9 V		250		ns
t _{PD1}	Propagation Delay to Output of Ch	annel 1	١,,	200	400	ns
t _{PD2}	Propagation Delay to Output of Ch	annel 2		200	400	ns
V _{LIMIT-OPEN}	LIMIT Open Voltage	OPFC1~2 Disabled and IEA1~2 Pull LOW	3.8	4.0	4.2	V
ILIMIT (Com	mand Limit)					
V _{ILIMIT-R}	Input Range		0.2	Ų	0.8	V
V _{ILIMIT}	Over-Power Limit Voltage	$\begin{aligned} R_{\text{ILIMIT}} &= 42 \text{ k}\Omega, \ R_{\text{RI}} = 25 \text{ k}\Omega, \\ V_{\text{ILIMIT}} &= R_{\text{ILIMIT}} * I_{\text{ILIMIT}}/4 \end{aligned}$		0.504		V
I _{ILIMIT}	Source Current of ILIMIT Pin	$R_{RI} = 25 \text{ k}\Omega, V_{RI}/R_{RI}$		49		μA
SAG Protect	tion Section					
V_{SAG}	SAG Voltage of BIBO	1.V _{BIBO} < V _{SAG} & V _{RDY} HIGH 33 ms, or 2.V _{BIBO} < V _{SAG} & V _{RDY} Low, Brownout		0.85		V
t _{SAG-DT}	SAG Debounce Time	V _{BIBO} < V _{SAG} & V _{RDY} HIGH	1/2	33		ms
Gain Compe	ensation Section	1		l		.1
I _{GC-L1}	Mirror Current of I _{AC} at Full Range AC Input	$V_{VIR} = 0 \text{ V}, V_{IAC} = 127.28 \text{ V},$ $R_{IAC} = 6 \text{ M}\Omega$		20.71		μA
I _{GC-L2}	Mirror Current of I _{AC} at Full Range AC Input	$\begin{aligned} V_{VIR} &= 0 \text{ V, } V_{IAC} = 311.13 \text{ V,} \\ R_{IAC} &= 6 \text{ M}\Omega \end{aligned}$		51.86		μА
I _{GC-HV}	Mirror Current of I _{AC} at High Voltage Single AC Input	$V_{VIR} = 5 \text{ V}, V_{IAC} = 311.13 \text{ V}, \\ R_{IAC} = 12 \text{ M}\Omega$		51.86		μΑ
I _{GC-OPEN}	Pull HIGH Current for GC Open			100		nA
$V_{\text{GC-OPEN}}$	GC Open Voltage	V _{GC} > V _{GC-OPEN} V _{IEA} , OPFC1, 2 Blanking	2.85	3.00	3.15	V
LPK ⁽⁷⁾			•	•		
V _{LPK-H1}	V _{LPK} on High Voltage Input Range	$\begin{aligned} V_{IAC} &= 311 \ V, \ R_{IAC} = 1 \ 2M\Omega, \\ V_{VIR} &> 3.5 \ V, \ R_{LPK} = 12.4 \ k\Omega, \\ T_J &= 25^{\circ}C \end{aligned}$		3.168		V
V _{LPK-H2}	V _{LPK} on High Voltage Input Range	$V_{IAC} = 373 \text{ V}, R_{IAC} = 12 \text{ M}\Omega, \ V_{VIR} > 3.5 \text{ V}, R_{LPK} = 12.4 \text{ k}\Omega, \ T_J = 25^{\circ}\text{C}$		3.80		V

Unless otherwise noted, V_{DD} = 15 V and T_J = -40~105°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{LPK-L1}	V _{LPK} on Full Range AC Input	$\begin{split} &V_{IAC} = 127 \ V, \ R_{IAC} = 6 \ M\Omega, \\ &V_{VIR} < 1.5 \ V, \ R_{LPK} = 12.4 \ k\Omega, \\ &T_{J} = 25^{\circ}C \end{split}$		1.29		V
V _{LPK-L2}	V _{LPK} on Full Range AC Input	$\begin{split} &V_{IAC} = 373 \ V, \ R_{IAC} = 6 \ M\Omega, \\ &V_{VIR} < 1.5 \ V, \ R_{LPK} = 12.4 \ k\Omega, \\ &T_{J} = 25^{\circ}C \end{split}$		3.80		٧
V _{AC-ON}	AC ON Threshold Voltage	$R_{IAC} = 12 \text{ M}\Omega, V_{VIR} > 3.5 \text{ V}$		V _{AC-OFF} +26		V
RLPK				1		1
I _{RLPK-OPEN}	Pull HIGH Current for RLPK Open		10	100	250	nA
V _{RLPK-OPEN}	RLPK Open Voltage	RLPK Open	2.28	2.40	2.52	V
PVO		1/1				1
V _{PVO}	Input Range		0.3		3.5	V
V _{PVO_DIS}	PVO Disable Voltage	PVO< V _{PVO_DIS} Disable		0.2		V
V _P VO-CLAMPH	PVO Limit Voltage	FBPFC Connected to VEA, V _{PVO} = 4 V		1.6		V
V _{FBPFC1}	FBPFC Voltage 1	FBPFC Connected to VEA, V _{PVO} = 0.3 V		2.425		V
V _{FBPFC2}	FBPFC Voltage 2	FBPFC Connected to VEA, V _{PVO} = 3.5 V		1.625		V
I _{PVO-Discharge}	PVO Discharge Current	PVO Open		1		μA
ОТР						
T _{OTP-ON}	Over-Temperature Protection ⁽³⁾			140		°C
ΔT_{OTP}	Hysteresis ⁽³⁾			30		°C
CM1 Section						
I _{CM1}	CM1 Output Current			55		μA
V _{CM1-disable}	PFC Disable Voltage	OPFC1~2 Disabled and IEA1~2 Pull LOW and SS Pull LOW when I _{CM1} · R _{CM1} > 4 V	Α	4		V
θ1	Phase of OPFC1	When I _{CM1} ∗ R _{CM1} < 4 V or Short		0		0
θ2	Phase of OPFC2	When I _{CM1} * R _{CM1} < 4 V or Short	170	180	190	0
CM2 Section				1	7	1
I _{CM2}	CM2 Output Current			55		μA
V _{CM2} -disable	Channel2 Disable Voltage	OPFC2 Disables and IEA2 Pulls LOW when I _{CM2} * R _{CM2} > 4 V or CM2 Floating		4	Æ	V
V _{CM2-range}	Set VEA Unload Voltage		0		3.8	V
θ1	Phase of OPFC1	When I _{CM2} * R _{CM2} > 4 V or CM2 Floating		0		0
θ2	Phase of OPFC2	When I _{CM2} * R _{CM2} > 4 V or CM2 Floating	170	180	190	o
RDY Section	1					
V_{FB-RD}	Level of V _{FBPFC} to Pull RDY HIGH	V _{PVO} = 0 V, Brown-in, V _{FBPFC} > V _{FB-RD}	2.3	2.4	2.5	V

Unless otherwise noted, V_{DD} = 15 V and T_J = -40~105°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$\Delta V_{FB-RD-H}$	Hysteresis	$V_{PVO} = 0 \text{ V}, V_{IR} > 3.5 \text{ V}$		0.85		V
Z _{RDY}	Pull High Input Impedance	T _J = 25°C		100		kΩ
$V_{RDY ext{-High}}$	HIGH Voltage of RDY		4.8	5.0		V
V _{RDY-Low}	LOW Voltage of RDY	Pull High Current = 1 mA			0.5	V
PFC Output	Driver1~2					
$V_{GATE\text{-}CLAMP}$	Gate Output Clamping Voltage	V _{DD} = 22 V	13	15	17	V
V_{GATE-L}	Gate Low Voltage	$V_{DD} = 15 \text{ V}, I_{O} = 100 \text{ mA}$			1.5	V
V_{GATE-H}	Gate High Voltage	$V_{DD} = 13 \text{ V}, I_{O} = 100 \text{ mA}$	8			V
t _r	Gate Rising Time	V _{DD} = 15 V, C _L = 4.7 nF, O/P = 2 V to 9 V		70		ns
t _f	Gate Falling Time	$V_{DD} = 15 \text{ V}, C_L = 4.7 \text{ nF},$ O/P = 9 V to 2 V		60		ns
LPT Section						
R _{LS}	Range of Inductance Setting		12		87	kΩ
V _{LS-MIN}	Voltage Difference between V _{FBPFC} and V _{ACD} on LS Pin	$V_{FBPFC} - V_{ACD} \ge 0 \text{ V}$		50		mV
Gain Modula	ator					
I _{AC}	Input for AC Current ^(3,6)	Multiplier Linear Range	0		65	μA
BW	Bandwidth ^(3,6)	I _{AC} = 40 μA		2		kHz
		$\begin{split} &V_{IAC} = 106.07 \ V, \ R_{IAC} = 6 \ M\Omega, \\ &V_{FBPFC} = 2.25 \ V, \ V_{BIBO} = 2 \ V, \\ &V_{CM2} > 4.5 \ V \ (V_{AC} = 75 \ V), \\ &T_J = 25 ^{\circ}C \end{split}$		0.490		
		$\begin{split} &V_{IAC} = 120.21 \ V, \ R_{IAC} = 6 \ M\Omega, \\ &V_{FBPFC} = 2.25 \ V, \ V_{BIBO} = 2 \ V, \\ &V_{CM2} > 4.5 \ V \ (V_{AC} = 85 \ V), \\ &T_{J} = 25^{\circ}C \end{split}$		0.430		
V_{RM}	Voltage of R_M (Output Current of Gain Modulator * R_M)	$\begin{split} V_{IAC} &= 155.56 \; V, \; R_{IAC} = 6 \; M\Omega, \\ V_{FBPFC} &= 2.25 \; V, \; V_{BIBO} = 2 \; V, \\ V_{CM2} &> 4.5 \; V \; (V_{AC} = 110 \; V), \\ T_J &= 25^{\circ}C \end{split}$	/	0.327		V
		$\begin{split} V_{IAC} &= 311.13 \ V, \ R_{IAC} = 12 \ M\Omega, \\ V_{FBPFC} &= 2.25 \ V, \ V_{BIBO} = 2 \ V, \\ V_{CM2} &> 4.5 \ V, \ V_{VIR} > 3.5 \ V \\ (V_{AC} &= 220 \ V), \ T_J = 25^{\circ}C \end{split}$		0.320		
		$\begin{split} &V_{IAC} = 373.35 \text{ V, } R_{IAC} = 12 \text{ M}\Omega, \\ &V_{FBPFC} = 2.25 \text{ V, } V_{BIBO} = 2 \text{ V,} \\ &V_{CM2} > 4.5 \text{ V, } V_{VIR} > 3.5 \text{ V} \\ &(V_{AC} = 264 \text{ V), } T_J = 25^{\circ}C \end{split}$		0.260	(F	0
R _M	Resistor of Gain Modulator Output	$R_{M} = V_{RM}/I_{MO}$		7.5		kΩ

Notes:

- 3. This parameter, although guaranteed by design, is not 100% production tested.
- 4. The setting range of resistance at the RI pin is between 53.3 k Ω and 10.7 k Ω .
- 5. The R_{LS} and R_{GC} setting suggestion follows the calculation result from Fairchild documents: AN-4164, AN-4165, FEBFAN9673_B01H1500A, FEBFAN9673_B01H2500A, and design tools.
- 6. Frequency of AC input should be <75 Hz.
- 7. LPK specification is guaranteed at state of PFC working.
- 8. Pull the CM pin LOW to ground to enable an individual channel for voltage on the CM pin of less than 0.2 V.

Theory of Operation

1. Continuous Conduction Mode (CCM)

The boost converter, shown in Figure 4, is the most popular topology for power factor correction (PFC) in AC-DC power supplies. This can be attributed to the continuous input current waveform provided by the boost inductor and the boost converter's input voltage range including 0 V. These fundamental properties make close-to-unity power factor easier to achieve.





Figure 4. Basic PFC Boost Converter

The boost converter can operate in Continuous Conduction Mode (CCM) or in Boundary Conduction Mode (BCM). These two descriptive names refer to the current flowing in the energy storage inductor of the boost power stage.






Figure 5. CCM vs. BCM Control

As the names indicate, the current in Continuous Conduction Mode (CCM) is continuous in the inductor. In Boundary Conduction Mode (BCM), the new switching period is initiated when the inductor current returns to zero. There are many fundamental differences in CCM and BCM operation and the respective designs of the boost converter. The FAN9672 is designed for CCM control, as Figure 5 shows. This method reduces inductor current ripple because the start current of each cycle is typically not 0 A. The ripple is controlled by the operation frequency and inductance design. This characteristic can decrease the maximum peak current of the power semiconductor.

2. Gain Modulator (IAC, LPK, VEA)

The FAN9672 employs two control loops for power factor correction: a current control loop and a voltage control loop. The current control loop shapes inductor current, as shown in Figure 6, through a current command, I_{MO} , from the gain modulator.




Figure 6. CCM PFC Operation Waveforms

The gain modulator is the block that provides the reference to control PFC output power. The current of the gain modulator, I_{mo} , is a function of V_{VEA} , I_{IAC} , and LPK; as shown in the Figure 7.

There are three inputs to the gain modulator:

I_{IAC} A current representing the instantaneous input voltage (amplitude and wave shape) to the PFC. The rectified AC input sine wave is converted to a proportional current via a resistor and is fed into the gain modulator on I_{AC}. Sampling current I_{IAC} minimizes ground noise; important in highpower, switching-power conversion environment. The gain modulator responds linearly to this current.

V_{LPK} Voltage proportional to the peak voltage of the bridge rectifier when the PFC is working. The signal is the output of peak-detect circuit and its input is from the IAC pin. This factor of the gain modulator is input-voltage feed-forward control. This voltage information is not valid when the PFC is not working.

 V_{VEA} The output of the voltage error amplifier, V_{VEA} . The gain modulator responds linearly to variations in this voltage.

The output of the gain modulator is a current signal, I_{MO} , calculated by Equation (1):

$$I_{MO} = K \times \frac{I_{IAC} \times V_{VEA}}{V_{LPK}^2} \tag{1}$$

The current signal, I_{MO} , is in the form of a full-wave rectified sinusoid at twice the line frequency. The gain modulator forms the reference for the current error loop and ultimately controls the instantaneous current drawn from the power line.




Figure 7. Input of Gain Modulation

3. Current Balance

Current matching of the different channels is important for interleaved control. There are have several main points that need to careful consideration on this topic.

The current control of each channel is based on the sense signal, V_{CS} , to track the current command of the multiplier, as shown in Figure 8.




Figure 8. Average Current Mode Control

The main factors to system balance are layout and device tolerance. The tolerance of the shunt resistor for the current sense is especially important. If the feedback signal, V_{CS} , has a large deviation due to the tolerance of the sense resistor; the current of the channels is unbalanced. A high precision resistor is necessary.

High-power applications require the system current be large, so the distance of the layout trace between the current sense resistors and the controller or power ground (negative of output capacitor) to IC ground is important, as Figure 9 shows. The longer trace and larger current make the offset voltage and ground bounce differ significantly for different channels. Decreasing the deviation can balance the different channels. Follow the layout guidance of application notes AN-4164 and AN-4165.




Figure 9. Current Balance Factors

4. Interleaving

The FAN9672 controller is used to control two channel boost converters connected in parallel. The controller operates in average-current mode and Continuous Conduction Mode (CCM). Each channel affords one-third the power when the system operates close to full load or when channel management is disabled.

Parallel power processing increases the number of power components, but the current rating of independent channels is reduced, so power semiconductors with lower current ratings can be applied. Another advantage of interleaved control is that the net output current ripple is the average of all interleaved channels' current ripple values. This results in a much lower net current ripple at the output capacitor, which extends the life cycle of the capacitor.

The switches of the two boost converters can be operated at two-channel / 180° out of phase. The interleaving controller can reduce the total ripple current of input. The FAN9672 offers two types of channel management method selectable by the user.

5. Channel Management / CM Control

The CM pin is used for channel management. The relationship of CM and the gain of the slave channel is shown in Figure 10. The level of CM determines the power level (V_{VEA}) for reducing the output power for the slave PFC. The FAN9672 starts to reduce the current command ($I_{MO}^*R_M$) for channel 2 by gain 2 when the V_{VEA} level is lower than its CM level, as Figure 11 and Figure 12 show. The output power of the slave channel is reduced in response to the reduction of current. Typical G_{ain2} is 1~0. Example: when CM2 is set in 3 V and V_{VEA} is less than the CM2 voltage, the CM block reduces the command for channel 2 as:




Figure 10. Channel Management / Gain Slave Channel Relationship




Figure 11. V_{VEA} and Gain2 Relationship




Figure 12. V_{VEA} and V_{CM} Relationship in Channel Management Operation

Table 0 describes the phase and gain change of each channel when the PFC operates at various loads. The loading decreases the gain to the slave until it is disabled. The phase CM Mode doesn't change when channel 2 is disabled as shown in Figure 13.




Figure 13. Phase and Gain Change of CM Control

Table 1.	Phase and	Gain Change	of	CM (Control
----------	-----------	-------------	----	------	---------

CM (Channel Management)	Phase			
	Channel 1			
Heavy Load (Two Channel 100% Works)	0° (Gain1=1)	180° (Gain2=1)		
Mid. Load	0° (Gain1=1)	180° (0 <gain2<1)< td=""></gain2<1)<>		
Light Load (Only Channel1 Left)	0° (Gain1=1)	Disable (Gain2=0)		

6. Channel Management 2: External Control

To disable the Channel Management (CM) function and control the channels with an external signal from the MCU, the configuration is shown in Figure 14. If $V_{CM} > 4 V$, the channel is disabled. To enable the channel, V_{CM} must be 0 V, as Figure 15 shows.

The CM pin of the slave should be connected with a switch S_2 to ground. When $V_{VEA} < V_{P2\text{-}OFF\text{-}L}$, the slave PFC turns off. If $V_{VEA} > V_{P2\text{-}OFF\text{-}H}$, the slave PFC turns on. One pin of MCU must read the V_{VEA} signal to determine when to turn on / off the slave. ($V_{P2\text{-}OFF\text{-}L}$ and $V_{P2\text{-}OFF\text{-}H}$ are hysteresis levels required in MCU software.) When S_2 turns on, CM disables and the slave works normally, as shown in Figure 16.




Figure 14. Channel Management by MCU




Figure 15. Channel Management by MCU




Figure 16. Channel Management by External Signal from MCU

The phase of each channel controlled by external signal control changes when the loading changes, as illustrated in Table 2 and Figure 17. When the MCU disables channel 2 at mid-load ~ light load, the PFC only operation by channel 1.




Figure 17. Phase Change under External Signal Control

Table 2. Phase Change of External Signal Control

External Signal Control	Phase (Disable Channel: V _{CM} > 4 V, Enable Channel: V _{CM} = 0 V)		
	Channel 1	Channel 2	
Heavy Load (All Channels Enabled)	0°	180°	
Light Load (Channel2)	0° Disable (V _{CM2} > 4 V)		
Disable All System	V _{CM1} > 4 V, All Channels Disabled		

Functional Description

Internal Oscillator (RI)

The internal oscillator frequency is determined by external resistor, R_{Rl} , on the RI pin. The frequency of the oscillator is given by:

$$f_{OSC} = \frac{8 \times 10^8}{R_{p_I}} \tag{3}$$

Current-Control Loop of Boost Stage

As shown in Figure 18, there are two control loops for PFC: a current-control loop and a voltage-control loop. Based on the reference signal obtained at the IAC pin, the relationship of current loop as:

$$I_L \cdot R_{CS} = I_{MO} \cdot R_M \cdot G_{LU} = I_{IAC} \cdot G \cdot G_{LU} \cdot R_M \tag{4}$$

The current sense $I_L^*R_{CS}$ is controlled by the current command from the multiplier; $I_{MO}^*R_{M}$. The I_{MO} is the relationship of three input factors: I_{AC} , V_{EA} , and LPK. G_{ain2} is a gain between 0~1 from the channel management block for the slave channel.

Voltage-Control Loop of Boost Stage

The voltage-control loop regulates PFC output voltage by using the internal error amplifier, G_{mv} , such that the FBPFC voltage is the same as the internal reference voltage of 2.5 V. This stabilizes PFC output voltage and decreases the 120 Hz ripple of the PFC output voltage. PFC Over-Voltage Protection (OVP) protects the power circuit from damage from an excessive voltage in a sudden load change. When the voltage on FBPFC exceeds 2.75 V, the PFC output driver shuts down.




Figure 18. Gain Modulation Block

TriFault Detect™

To improve power supply reliability, reduce system component count, and simplify compliance to UL 1950 safety standards; the FAN9672 includes Fairchild's TriFault Detect™ technology. This feature monitors FBPFC for certain PFC fault conditions.

In the event of a feedback path failure, the output of the PFC can exceed operating limits. Should FBPFC go to low, too high, or open; TriFault Detect senses the error and terminates the PFC output drive.

TriFault Detect is an entirely internal circuit. It requires no external components to perform its function.

PFC Over-Voltage Protection (OVP)

FAN9672 has an auto-restart OVP function. When the feedback level, V_{FBPFC} , of the PFC reaches 2.75 V (reference level is 2.5 V); the PFC gate signal stops until the output voltage decreases and V_{FBPFC} returns to 2.5 V, when the PFC restarts regulation.

Linear Predict Function (GC & LC)

The linear predict function is used to emulate the behavior of inductor current when the MOSFET is off. The resistors on the GC and LS pins ($R_{\rm GC}$ and $R_{\rm LS}$) are used to adjust the DC gain and compensation, respectively. The resistors are determined by:

$$R_{LS} = \frac{L_{PFC}}{1.5 \times 10^{-9} \times R_{CS} \times \left(\frac{R_{FB1} + R_{FB2} + R_{FB3}}{R_{FB3}}\right)}$$
(5)

$$R_{GC} = \frac{R_{IAC}}{\left(\frac{R_{FB1} + R_{FB2} + R_{FB3}}{R_{FB2}}\right)}$$
(6)

PFC Brown-In /Out (BIBO)

An internal AC Under-Voltage Protection (UVP) comparator monitors the AC input information from $V_{\rm IN}$, as the waveform in Figure 19 shows. The FAN9672 disables OPFC when the $V_{\rm BIBO}$ is less than 1.05 V for 410 ms. If $V_{\rm BIBO}$ is over 1.9 V / 1.75 V, the PFC stage is enabled. The VIR pin is used to set the AC input range according to Table 3.

Table 3. BIBO Setting of Various AC Input

Input Range	AC (V)	R _{VIR} Setting (kΩ)	R _{IAC} Setting (MΩ)	BIBO Level (V)
Full-Range	85~ 264	10	6	85 / 75
HV-Single	180~264	470	12	170 / 160




Figure 19. VBIBO According to the PFC Operation

Differential Current Sensing (CS+, CS-)

The FAN9672 has two groups of differential current sensing pins. The CS+ and CS- are the inputs of internal differential amplifier. Switching noise problems in interleaved PFC control is more critical than on a single channel, especially for current sensing. The FAN9672 uses a differential amplifier to eliminate switching noise from other channels. This makes the PFC more stable in higher power applications and eliminates switching noise from other channels. As Figure 20 shows, ground bounce can be decreased by a differential sense function.




Figure 20. Differential Current Sense

PFC Gate Driver

For high-power applications, the switch device of the system requires high driver current. The totem-pole circuit shown in Figure 21 is recommended.




Figure 21. Gate Drive Circuit

Current-Limit Protection

The FAN9672 includes three "cases" of current-limit protection to protect against OCP and inductor saturation: V_{VEA} , I_{LIMT} , and I_{LIMIT2} . The current limit thresholds, $V_{ILIMIT1}$ and $V_{ILIMIT2}$, are controlled by the selection of the resistor for the application.

Case 1, power (normal state): In the normal case, current / power should be controlled by command V_{M} from the gain modulator. When V_{VEA} rises to 6 V, the output power and current of the system are at their peak. The power and current can't increase further.

Case 2, current limit 1 (abnormal state): The current command from the gain modulator is $k^*I_{AC}^*V_{VEA}/V_{LPK}^2$. When in abnormal state (e.g. AC cycle miss and return in a short period), the V_{LPK} has a delay before returning to the original level. This delay significantly increases the current command. If the command is greater than the clamp limit level, V_{ILIMIT} , it limits as shown in Figure 22 and Figure 23. The peak current of this state can be used as the maximum current designed for each channel such that inductor current is not saturated.




Figure 22. Current Command Limit by ILIMIT

Case 3, current limit 2 (saturation state): In case 3, use the level 80%~90% of maximum current of the switch device serve as the saturation protection. This current protection is a cycle-by-cycle limit.




Figure 23. ILIMIT and ILIMIT2 Setting

Programmable PFC Output Voltage (PVO)

Decreasing the PFC output voltage can improve the efficiency of the PFC stage. The PVO pin is used to modulate output voltage, as shown in Figure 24. This function is controlled by an external voltage signal on PVO pin from MCU or other source.

 V_{PVO} should be over 0.5 V and the relationship for V_{PVO} and V_{FBPFC} is given by:

$$V_{FBPFC} = 2.5V - \left\lceil \frac{V_{PVO}}{4} \right\rceil \tag{7}$$

Example: If PVO input is 1 V; $R_{FB1}+R_{FB2}=3.7~M\Omega,~R_{FB3}=23.7~k\Omega,~V_{FBPFB}=2.25~V,~and~PFC~V_0=354~V.$





Figure 24. Programmable PFC Output Voltage

RDYF and AC Line Off / AC "Sag"

The RDY function is used to signal MCU that the controller is ready and the power stage can start to operate. When the feedback voltage of FBPFC rises to 2.4 V, the V_{RDY} signal pulls HIGH to indicate to the MCU that the next power stage can start, as shown in Figure 25. If the AC line is OFF (or AC signal drops for a long time), the FAN9672 enters brown out and V_{RDY} pulls LOW to indicate to the MCU that the power stage should stop, as shown in **Error! Reference source not found.** When the AC signal drops for only a short time and the IC does not brown out, the FAN9672 recovers the V_{PFC} (same as V_{FBFFC}) when the AC signal is restored to normal, as shown in Figure 27.

AC "sag" means the AC drops to a low level, such as 110 V / 220 V \rightarrow 40 V. AC "missing" means the AC drops to 0 V. If AC drops, the PFC attempts to transfer energy to V_O before V_O drops to the 50% level. If AC is 0 V, the PFC can't transfer energy. If the level reaches 50%; the PFC stops, resets, and waits for AC to return.






Figure 26. When AC Drops for a Long Time




Figure 27. When AC Drops Only Briefly

Soft-Start

Soft-start is combined with RDY pin operation, as Figure 25 through Figure 27 show. During startup, the RDY pin remains LOW until the PFC output voltage reaches 96% of its nominal value. When the supply voltage of the downstream converter is controlled by the RDY pin, the PFC stage starts with no load since the downstream converter does not operate until the PFC output voltage reaches a required level.

Usually, the error amplifier output, V_{EA} , is saturated to HIGH during startup because the actual output voltage is less than the target value. V_{EA} remains saturated to HIGH until the PFC output voltage reaches its target value. Once the PFC output reaches its target value, the error amplifier comes out of saturation. However, it takes several line cycles for V_{EA} to drops to its proper value for output regulation, which delivers more power to the load than required, causing output voltage overshoot. To prevent output voltage overshoot during startup caused by the saturation of error amplifier, the FAN9672 clamps the error amplifier output voltage (V_{EA}) by the V_{SS} value until PFC output reaches 96% of its nominal value.

Input Voltage Peak Detection

The input AC peak voltage is sensed at the IAC pin. The input voltage is used for feed-forward control in the gain modulator circuit and output to the LPK pin for MCU use. All the functions require the RMS value of the input voltage waveform. Since the RMS value of the AC input voltage is directly proportional to its peak, it is sufficient to find the peak instead of the more-complicated and slower method of integrating the input voltage over a half line cycle. The internal circuit of the IAC pin works with peak detection of the input AC waveform, as Figure 28 shows.

One of the important benefits of this approach is that the peak indicates the correct RMS value even at no load, when the HF filter capacitor at the input side of the boost converter is not discharged around the zero-crossing of the line waveform. Another notable benefit is that, during line transients when the peak exceeds the previously measured value, the input-voltage feed-forward circuit can react immediately, without waiting for a valid integral value at the end of the half line period. Furthermore, lack of zero-crossing detection lead to false integrator detection, while the peak detector works properly during light-load operation.




Figure 28. Waveform of LPK Function

The relationship of $V_{IN.PK}$ to V_{LPK} is shown in Figure 29. The peak detection circuits detect the V_{IN} information from I_{AC} . RLPK sets the ratio of V_{IN} to V_{LPK} via a resistor R_{RLPK} , as described in Equation (8). The target value of V_{LPK} is one percent (1%) of V_{INpk} . The maximum V_{LPK} cannot be over 3.8 V when system operation is at maximum AC input.

As in the below design example, assume the maximum $V_{\text{IN.PK}}$ at 373 V (264 $V_{\text{AC}}),$ the relationship of $V_{\text{IN.PK}}/V_{\text{LPK}}$ is 100, and $V_{\text{LPK}}=3.73$ V < 3.8 V.

$$V_{LPK} = \frac{V_{IN.PK}}{100} \times \frac{R_{RLPK}}{12.4k}$$
 (8)





Figure 29. Relationship of $V_{IN.PK}$ to V_{LPK}

Typical Performance Characteristics

Typical characteristics are provided at $V_{DD} = 15 \text{ V}$ unless otherwise noted.







Figure 30. I_{DD-OP} vs. Temperature

Figure 31. V_{DD-OVP} vs. Temperature







Figure 32. fosc vs. Temperature

Figure 33. V_{RI} vs. Temperature







Figure 34. V_{BIBO-FL} vs. Temperature

Figure 35. V_{BIBO-FH} vs. Temperature







Figure 36. V_{BIBO-HL} vs. Temperature

Figure 37. V_{BIBO-HH} vs. Temperature

Typical Performance Characteristics

Typical characteristics are provided at $V_{DD} = 15 \text{ V}$ unless otherwise noted.







Figure 38. V_{FBPFC-RD} vs. Temperature

Figure 39. Gm_{V-MAX} vs. Temperature







Figure 40. V_{OFFSET} vs. Temperature

Figure 41. Gm_I vs. Temperature







Figure 42. V_{PFC-OVP} vs. Temperature

Figure 43. V_{REF} vs. Temperature







Figure 44. I_{ILIMIT} vs. Temperature

Figure 45. V_{ILIMIT} vs. Temperature

Typical Performance Characteristics

Typical characteristics are provided at $V_{DD} = 15 \text{ V}$ unless otherwise noted.







Figure 46. IILIMIT2 vs. Temperature

Figure 47. VILIMIT2-CS1 vs. Temperature







Figure 48. t_{PFC-BNK} vs. Temperature

Figure 49. V_{RLPK-OPEN} vs. Temperature






Figure 50. V_{LPK-H1} vs. Temperature

Figure 51. V_{LPK-H2} vs. Temperature

Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage / Output Current
Single-Stage, Two-Channel PFC	3400 W	180~264 V _{AC}	393 V / 8.48 A

Features

- 180 V_{AC} ~264 V, Two-Channel PFC Using FAN9672
- Switch-Charge Technique of Gain Modulator for Better PF and Lower THD
- 40 kHz Low Switching Frequency Operation with IGBT
- Over-Voltage Protection (OVP), Under-Voltage Protection (UVP), Over-Current Protection (I_{LIMIT}), Inductor Saturation Protection (I_{LIMIT}2)




Figure 52. Schematic of Design Example

Specifications

■ V_{DD} Maximum Rating: 20 V

V_{DD} OVP: 24 V

■ V_{CC} UVLO: 10.3 V / 12.8 V

■ PVO: 0 V~1 V

PFC Soft-Start: C_{SS} = 0.47 µF
 Brown-In / Out: 170 V / 160 V
 Switching Frequency: 40 kHz

■ Gate Clamp: 2.4 V / 1.55 V (96% / 62%)

R_{IAC}: 12 MΩ

Inductor Schematic Diagram

Core: QP3925H (3C94)

■ Bobbin: 7 Pins




Figure 53. Inductor Schematic Diagram

Table 4. Winding Specification

No.	Winding	Pin (S → F)	Wire	Turns	Winding Method
1	N1	1 → 6, 7	0.2φ×35 *1	25	Solenoid Winding
2	Insulation: Polyester Tape t = 0.025 mm, 2 Layer				
3	Copper-Foil 1.	2T to PIN4, 5			

Table 5. MOSFET and Diode Reference Specification

	IGBTs		
Voltage Rating			
600 V (IGBT)	FGH40N60SMDF		
	Boost Diodes		
600 V	FFH30S60STU		

Typical Performance

Table 6. Efficiency

	25% Load	50% Load	75% Load	100% Load
180 V / 50 Hz	96.31	96.63	96.60	96.41
220 V / 50 Hz	97.01	97.34	97.33	97.17
264 V / 50 Hz	97.76	97.92	97.92	97.77

Table 7. Power Factor

	25% Load	50% Load	75% Load	100% Load
180 V / 50 Hz	0.9546	0.9857	0.9917	0.9955
220 V / 50 Hz	0.9397	0.9694	0.9780	0.9879
264 V / 50 Hz	0.8402	0.9158	0.9337	0.9500

Table 8. Total Harmonic Distortion

	25% Load	50% Load	75% Load	100% Load
180 V / 50 Hz	14.51	10.98	8.87	6.96
220 V / 50 Hz	20.12	17.24	15.30	11.87
264 V / 50 Hz	50.52	36.86	33.11	29.26

System Design Precautions

- Pay attention to the inrush current when AC input is first connected to the boost PFC convertor. Use an NTC and a parallel connected relay circuit to reduce inrush current level.
- The PFC stage is normally used to provide power to a downstream DC-DC or inverter. The downstream power stage should be enabled to operate at full load once the PFC output voltage reaches a level close to the specified steady-state value.

9.0 7.0 8.70 D 0.80 Α В 7.0 $\neg \neg$ П 8.70 \Box 9.0 32 □ 1.80 PIN #1 IDENT 0.20 C A-B D **TOP VIEW** ALL LEADTIPS LAND PATTERN SEE DETAIL A 1.45 RECOMMENDATION 1.35 0.8 SEATING PLANE C 32X 0.45 ⊕ 0.20 (M) C A-B D 0.30 32X 7.1 **R0.08 MIN** 6.9 12° TOP & BOTTOM R0.08-0.20 SIDE VIEW NOTES: 0.25 1.6 MAX A) CONFORMS TO JEDEC MS-026 VARIATION BBA GAGE PLANE B) ALL DIMENSIONS IN MILLIMETERS. C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. 0.20 MIN E) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD 0.75 FLASH, AND TIE BAR PROTRUSIONS. 0.15 F) LANDPATTERN STANDARD: 0.45 0.05 QFP80P900X900X160-32BM. 1.0 ☐ 0.10 C G) DRAWING FILE NAME: MKT-VBE32AREV2 **DETAIL A**

Figure 54. 32-Lead, Low Quad Flat Package (LQFP), JEDEC MS-026, Variation BBA 7 mm Square

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/dwg/VB/VBE32A.pdf.

For current packing container specifications, visit Fairchild Semiconductor's online packaging area: <a href="http://www.fairchildsemi.com/package/pac

Physical Dimensions





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Serriconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ AX-CAP®* BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTLTM Current Transfer Logic™

DEUXPEED[®] Dual Cool™ EcoSPARK® EfficientMa×™

ESBC™ (R) Fairchild®

Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FETBench™ F-PFSTM FRFET®

Global Power Resources Green Bridge™ Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™

Making Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET** MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver⁶ OptoHiT™ OPTOLOGIC®

OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™ **QFET**

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalVVise**

SmartMax™ SMART START™

Solutions for Your Success™

SPM[®] STEALTH™ SuperFET® SuperSOT™3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™ Sync-Lock™

UHC[®] Ultra FRFET™ UniFET™ VCXTM VisualMax™ VoltagePlus™ XS™ 仙童™

SYSTEM STERNES

TinyBoost®

TinyBuck®

TinyCalc™

TinyLogic[®]

TINYOPTO**

TinyPower™

TinyPV⁄M™

TinyWire™

TranSiC™

μSerDes™

TriFault Detect™

TRUECURRENT®*

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the applications of counterfeit parts. Fairchild strongly encourages customers to purification of counterfeit parts. Fairchild strongly encourages customers to purification of counterfeit parts. Fairchild bistrongly encourages customers buy either fine of the directly or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors. are genuine parts, have full fraceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data, supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 168

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.