Silicon Carbide MOSFET N-Channel Enhancement Mode

N-Channel Enhancement Mode

Features

- G3R[™] Technology +15 V / -5 V Gate Drive
- Superior Q_G x R_{DS(ON)} Figure of Merit
- Low Capacitances and Low Gate Charge
- Normally-Off Stable Operation up to 175°C
- Fast and Reliable Body Diode
- High Avalanche and Short Circuit Ruggedness
- Low Conduction Losses at High Temperatures
- Optimized Package with Separate Driver Source Pin

Advantages

- Increased Power Density for Compact System
- High Frequency Switching
- Reduced Losses for Higher System Efficiency
- Minimized Gate Ringing
- Improved Thermal Capability
- Superior Cost-Performance Index
- Ease of Paralleing without Thermal Runaway
- Simple to Drive

Case (D) G ← H

TO-263-7



VDS

RDS(ON)(Typ.) =

D (Tc = 100°C) =

RoHS

1200 V

 $160 \text{ m}\Omega$

16 A

Applications

- Solar Inverters
- UPS

Package

- High Voltage DC-DC Converters
- Switched Mode Power Supplies
- Auxiliary Motor Drives
- High Frequency Converters

Absolute Maximum Ratings (At T_c = 25°C Unless Otherwise Stated)

Parameter	Symbol	Conditions	Values	Unit	Note
Drain-Source Voltage	V _{DS(max)}	V_{GS} = 0 V, I _D = 100 µA	1200	V	
Gate-Source Voltage (Dynamic)	V _{GS(max)}		-10 / +20	V	
Gate-Source Voltage (Static)	V _{GS(op)}	Recommended Operation	-5 / +15	۷	
		T _C = 25°C, V _{GS} = -5 / +15 V	22		
Continuous Forward Current	ID	T _C = 100°C, V _{GS} = -5 / +15 V	16	А	Fig 15
		Tc = 135°C, V _{GS} = -5 / +15 V	11		1 ig. 15
Pulsed Drain Current	I _{D(pulse)}	t _P ≤ 10µs, D ≤ 1%, Note 1	40	А	Fig. 14
Power Dissipation	PD	T _c = 25°C	128	W	Fig. 16
Operating and Storage Temperature	T _j , T _{stg}		-55 to 175	°C	

Thermal/Package Characteristics

Davamatar	Symbol	nhal Candisiana	Values			l lucit	Note
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Thermal Resistance, Junction - Case	RthJC			0.98	1.17	°C/W	Fig. 13
Weight	WT			1.45		g	

Note 1: Pulse Width t_P Limited by T_{j(max)}





=



Electrical Characteristics (At T_c = 25°C Unless Otherwise Stated)

Doromotor	Symbol	Conditions	Values			11	Nete
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
Drain-Source Breakdown Voltage	V _{DSS}	V_{GS} = 0 V, I _D = 100 µA	1200			V	
Zero Gate Voltage Drain Current	I _{DSS}	V_{DS} = 1200 V, V_{GS} = 0 V		1		μA	
Gate Source Leakage Current	laaa	V _{DS} = 0 V, V _{GS} = 20 V			100	nA	
	IGSS	V _{DS} = 0 V, V _{GS} = -10 V			-100		
Gate Threshold Voltage	Vas/II)	$V_{DS} = V_{GS}$, $I_D = 5.0 \text{ mA}$		2.69		V	Fig. 9
	V GS(th)	V _{DS} = V _{GS} , I _D = 5.0 mA, T _j = 175°C		2.05		v	
Transconductance	0/	V _{DS} = 10 V, I _D = 10 A		4.0		c	Fig. 4
Transconductance	Y fs	V _{DS} = 10 V, I _D = 10 A, T _j = 175°C		4.5		3	1 lý. 4
Proin Course On State Projetance	Rds(on)	V _{GS} = 15 V, I _D = 10 A		160	192	mΩ	Eig 5 0
		V _{GS} = 15 V, I _D = 10 A, T _j = 175°C		220			1 ly. 5-0
Input Capacitance	Ciss			730			
Output Capacitance	Coss			28		рF	Fig. 11
Reverse Transfer Capacitance	Crss	- VDS = 800 V, VGS = 0 V f - 1 MHz VAG = 25mV		4.5			
Coss Stored Energy	Eoss	= 1 - 1 while, wat - 25m		11		μJ	Fig. 12
Coss Stored Charge	Qoss	-		40		nC	
Gate-Source Charge	Qgs	V _{DS} = 800 V, V _{GS} = -5 / +15 V		8			
Gate-Drain Charge	Q _{gd}	I _D = 10 A		10		nC	Fig. 10
Total Gate Charge	Qg	Per IEC607478-4		28			
Internal Gate Resistance	RG(int)	f = 1 MHz, V _{AC} = 25 mV		2.0		Ω	

Reverse Diode Characteristics

Daramotor	Symbol	Conditions	Values			Unit	Noto
Palallelel			Min.	Тур.	Max.	Unit	Note
Diode Forward Voltage	M	V_{GS} = -5 V, I_{SD} = 5 A		4.9		V	Fig.
	V SD	V _{GS} = -5 V, I _{SD} = 5 A, T _j = 175°C		4.4		v	17-18
Continuous Diode Forward Current	ls	V _{GS} = -5 V, T _c = 100°C	10			Α	
Diode Pulse Current	I _{S(pulse)}	V _{GS} = -5 V, Note 1		40		Α	













Aug. 20 Rev 2





Aug. 20 Rev 2





Aug. 20 Rev 2



Package Dimensions

TO-263-7 Package Outline



NOTE

- 1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
- 2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS.



Compliance

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS 2), as adopted by EU member states on January 2, 2013 and amended on March 31, 2015 by EU Directive 2015/863. RoHS Declarations for this product can be obtained from your GeneSiC representative.

REACH Compliance

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a GeneSiC representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

Disclaimer

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice. GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.

Related Links	
SPICE Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_SPICE.zip
PLECS Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_PLECS.zip
• CAD Models:	https://www.genesicsemi.com/sic-mosfet/G3R160MT12J/G3R160MT12J_3D.zip
• Gate Driver Reference:	https://www.genesicsemi.com/technical-support
 Evaluation Boards: 	https://www.genesicsemi.com/technical-support
 Reliability: 	https://www.genesicsemi.com/reliability
 Compliance: 	https://www.genesicsemi.com/compliance
Quality Manual:	https://www.genesicsemi.com/guality

Revision History								
	Date	Revision	Comments	Supersedes				
	Aug. 25, 2020	Rev 2	Recommended Gate Voltage Changed from +20 V/-5 V to +15 V/-5 V	Rev 1				
	Jun. 2, 2020	Rev 1	Initial Release					



www.genesicsemi.com/sic-mosfet/

Aug. 20 Rev 2 Copyright© 2020 GeneSiC Semiconductor Inc. All Rights Reserved.

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155, Dulles, VA 20166; USA Page 9 of 9