# **Green Mode Power Switch**

# FSL206MR

#### Description

The FSL206MR integrated Pulse-Width Modulator (PWM) and SENSEFET<sup>®</sup> is specifically designed for high-performance offline Switched-Mode Power Supplies (SMPS) while minimizing external components. This device integrates high-voltage power regulators that combine an avalanche-rugged SENSEFET with a Current-Mode PWM control block.

The integrated PWM controller includes: a 7.8 V regulator, eliminating the need for auxiliary bias winding; Under-Voltage Lockout (UVLO) protection; Leading-Edge Blanking (LEB); an optimized gate turn-on/turn-off driver; EMI attenuator; Thermal Shutdown (TSD) protection; temperature-compensated precision current sources for loop compensation; soft-start during startup; and fault-protection circuitry such as Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), and Line Under-Voltage Protection (LUVP).

The internal high-voltage startup switch and the Burst-Mode operation with very low operating current reduce the power loss in Standby Mode. As a result, it is possible to reach a power loss of 150 mW with no bias winding and 25 mW (for FSL206MR) or 30 mW (for FSL206MRBN) with a bias winding under no-load conditions when the input voltage is 265 Vac.

## Features

- Internal Avalanche-Rugged SENSEFET 650 V
- Precision Fixed Operating Frequency: 67 kHz
- No-Load < 150 mW at 265 Vac without Bias Winding; <25 mW with Bias Winding for FSL206MR, < 30 mW with Bias Winding for FSL206MRBN
- No Need for Auxiliary Bias Winding
- Frequency Modulation for Attenuating EMI
- Line Under-Voltage Protection (LUVP)
- Pulse-by-Pulse Current Limiting
- Low Under-Voltage Lockout (UVLO)
- Ultra-Low Operating Current: 300 μA
- Built–In Soft–Start and Startup Circuit
- Various Protections: Overload Protection (OLP), Over-Voltage Protection (OVP), Thermal Shutdown (TSD), Abnormal Over-Current Protection (AOCP) Auto-Restart Mode for All Protections

## Applications


- SMPS for STB, DVD & DVCD Players
- SMPS for Auxiliary Power

## **Related Resources**

- https://www.onsemi.com/PowerSolutions/home.do
- https://www.onsemi.com/pub/Collateral/AN-4137.pdf.pdf
- https://www.onsemi.com/pub/Collateral/AN-4141.pdf.pdf
- https://www.onsemi.com/pub/Collateral/AN-4150.pdf.pdf



#### www.onsemi.com



\$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&2	= 2-Digit Date code format
&K	= 2-Digits Lot Run Traceability Code
L206MRB	= Specific Device Code Data

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

## **ORDERING INFORMATION**


					Output Power Table (Note 1)					
							<b>230 Vac</b> ±15% (Note 2)	85 ~265 Vac		
Part Number	Operating Temperature	Top Mark	PKG	Packing Method	Current Limit	R <sub>DS(ON),MAX</sub>	Open Frame (Note 3)	Open Frame (Note 3)		
FSL206MRN	−40 ~ 115°C	FSL206MR	8–DIP	Tube	0.6 A	19 Ω	12 W	7 W		
FSL206MRBN		L206MRB								
FSL206MRL	-	FSL206MR	8-LSOP	Tube						
FSL206MRLX	1			Tape & Reel						

1. The junction temperature can limit the maximum output power.

2. 230 Vac or 100/115 Vac with doubler. The maximum power with CCM operation.

3. Maximum practical continuous power in an open-frame design at 50°C ambient.

## **APPLICATION DIAGRAM**



(a) With Bias Winding

(b) Without Bias Winding


0

-0

DC OUT


Figure 1. Typical Application

## INTERNAL BLOCK DIAGRAM





## **PIN CONFIGURATION**





## **PIN DEFINITIONS**

Pin No.	Name	Description
1	GND	Ground. SENSEFET source terminal on the primary side and internal control ground.
2	Vcc	<b>Positive Supply Voltage Input.</b> Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V <sub>STR</sub> ) via an internal switch during startup ( <i>see Figure 2</i> ). Once V <sub>CC</sub> reaches the UVLO upper threshold (12 V), the internal startup switch opens and device power is supplied via the auxiliary transformer winding.
3	Vfb	<b>Feedback Voltage.</b> Non–inverting input to the PWM comparator, with a 0.11 mA current source connected internally and a capacitor and opto–coupler typically connected externally. There is a delay while charging external capacitor $C_{FB}$ from 2.4 V to 5 V using an internal 2.7 $\mu$ A current source. This delay prevents false triggering under transient conditions, but allows the protection mechanism to operate under true overload conditions.
4	LS	Line Sense Pin This pin is used to protect the device when the input voltage is lower than the rated input voltage range. If this pin is not used, connect to ground.
5	VSTR	<b>Startup.</b> Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between the V <sub>CC</sub> pin and ground. Once V <sub>CC</sub> reaches 8 V, all internal blocks are activated. After that, the internal high–voltage regulator (HV REG) turns on and off irregularly to maintain V <sub>CC</sub> at 7.8 V.
6, 7, 8	Drain	<b>Drain.</b> Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 650 V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

Symbol	Parameter	Min	Мах	Unit
V <sub>STR</sub>	V <sub>STR</sub> Pin Voltage	-0.3	650	V
V <sub>DS</sub>	Drain Pin Voltage	-0.3	650	V
V <sub>CC</sub>	Supply Voltage	-	26	V
$V_{LS}$	LS Pin Voltage	_	Internally Clamped Voltage (Note 4)	V
$V_{FB}$	Feedback Voltage Range	-0.3	Internally Clamped Voltage (Note 4)	V
I <sub>DM</sub>	Drain Current Pulsed (Note 5)	_	1.5	А
E <sub>AS</sub>	Single-Pulsed Avalanche Energy (Note 6)	_	11	mJ
PD	Total Power Dissipation	_	1.3	W
TJ	Operating Junction Temperature	-40	+150	°C
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C
T <sub>STG</sub>	Storage Temperature	-55	+150	°C
ESD	Human Body Model, JESD22-A114	-	4	kV
	Charged Device Model, JESD22-C101	_	2	

## **ABSOLUTE MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise specified)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. V<sub>FB</sub> is clamped by internal clamping diode (13 V I<sub>CLAMP\_MAX</sub> < 100  $\mu$ A). After Shutdown, before V<sub>CC</sub> reaching V<sub>STOP</sub>, V<sub>SD</sub> < V<sub>FB</sub> < V<sub>CC</sub>. 5. Repetitive rating: pulse-width limited by maximum junction temperature.

6. L = 21 mH, starting  $T_J = 25^{\circ}C$ 

#### THERMAL IMPEDANCE (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Value	Unit
$\theta_{JA}$	Junction-to-Ambient Thermal Impedance (Note 7)	93	°C/W

7. JEDEC recommended environment, JESD51-2 and test board, JESD51-10 with minimum land pattern for 8DIP and JESD51-3 with minimum land pattern for 8LSOP.

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit				
SENSEFET	ENSEFET SECTION									
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{CC} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	650	-	-	V				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	50	μΑ				
		$V_{DS} = 520 \text{ V}, V_{GS} = 0 \text{ V}, T_A = 125^{\circ}\text{C} \text{ (Note 8)}$	-	-	250	μΑ				
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance (Note 9)	$V_{GS}$ = 10 V, I <sub>D</sub> = 0.3 A	-	14	19	Ω				
C <sub>ISS</sub>	Input Capacitance	$V_{GS}$ = 0 V, $V_{DS}$ = 25 V, f = 1 MHz	-	162	-	pF				
C <sub>OSS</sub>	Output Capacitance	$V_{GS}$ = 0 V, $V_{DS}$ = 25 V, f = 1 MHz	-	14.9	-	pF				
C <sub>RSS</sub>	Reverse Transfer Capacitance	$V_{GS}$ = 0 V, $V_{DS}$ = 25 V, f = 1 MHz	-	2.7	-	pF				
t <sub>r</sub>	Rise Time	$V_{DS}$ = 325 V, $I_{D}$ = 0.5 A, $R_{G}$ = 25 $\Omega$	-	6.1	-	ns				
t <sub>f</sub>	Fall Time	$V_{DS}$ = 325 V, $I_{D}$ = 0.5 A, $R_{G}$ = 25 $\Omega$	-	43.6	-	ns				

#### **CONTROL SECTION**

f <sub>OSC</sub>	Switching Frequency	$V_{FB} = 4 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	61	67	73	KHz
$\Delta f_{OSC}$	Switching Frequency Variation	–25°C < T <sub>J</sub> < 85°C	-	±5	±10	%
f <sub>M</sub>	Frequency Modulation (Note 8)		-	±3	-	kHz
D <sub>MAX</sub>	Maximum Duty Cycle	V <sub>FB</sub> = 4 V, V <sub>CC</sub> = 10 V	66	72	78	%
D <sub>MIN</sub>	Minimum Duty Ratio	V <sub>FB</sub> = 0 V, V <sub>CC</sub> = 10 V	0	0	0	%

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise specified) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V <sub>START</sub>	UVLO Threshold Voltage	V <sub>FB</sub> = 0 V, V <sub>CC</sub> Sweep	7	8	9	V
V <sub>STOP</sub>		After Turn-on	6	7	8	V
I <sub>FB</sub>	Feedback Source Current	$V_{FB} = 0, V_{CC} = 10 V$	90	110	130	μΑ
t <sub>S/S</sub>	Internal Soft-Start Time	$V_{FB} = 4 \text{ V}, \text{ V}_{CC} = 10 \text{ V}$	10	15	20	ms

#### **BURST-MODE SECTION**

V <sub>BURH</sub>	Threshold Voltage	eshold Voltage V <sub>EB</sub> Increase	FSL206MR	0.66	0.83	1.00	V
			FSL206MRB	0.40	0.50	0.60	V
V <sub>BURL</sub>	L Burst-Mode LOW Threshold Voltage	V <sub>CC</sub> = 10 V V <sub>FB</sub> Decrease	FSL206MR	0.59	0.74	0.89	V
			FSL206MRB	0.28	0.35	0.42	V
HYS <sub>BUR</sub>	Burst-Mode Hysteresis		FSL206MR	-	90	-	mV
			FSL206MRB	-	150	-	mV

#### **PROTECTION SECTION**

I <sub>LIM</sub>	Peak Current Limit	$V_{FB}$ = 4 V, di/dt = 300 mA/µs, $V_{CC}$ = 10 V	0.54	0.60	0.66	А
t <sub>CLD</sub>	Current Limit Delay Time (Note 8)		-	100	-	ns
V <sub>SD</sub>	Shutdown Feedback Voltage	V <sub>CC</sub> = 10 V	4.5	5.0	5.5	V
IDELAY	Shutdown Delay Current	V <sub>FB</sub> = 4 V	2.1	2.7	3.3	μΑ
t <sub>LEB</sub>	Leading Edge Blanking Time (Note 8)		250	-	-	ns
V <sub>AOCP</sub>	Abnormal Over-Current Protection (Note 8)		-	0.7	-	V
V <sub>OVP</sub>	Over-Voltage Protection	V <sub>FB</sub> = 4 V, V <sub>CC</sub> Increase	23.0	24.5	26.0	V
V <sub>LS_OFF</sub>	Line-Sense Protection On to Off	$V_{FB} = 3 \text{ V}, V_{CC} = 10 \text{ V}, V_{LS} \text{ Decrease}$	1.9	2.0	2.1	V
V <sub>LS_ON</sub>	Line-Sense Protection Off to On	$V_{FB} = 3 \text{ V}, V_{CC} = 10 \text{ V}, V_{LS} \text{ Increase}$	1.4	1.5	1.6	V
TSD	Thermal Shutdown Temperature (Note 8)		125	135	150	°C
HYS <sub>TSD</sub>	TSD Hysteresis Temperature (Note 8)		-	60	-	°C

#### HIGH VOLTAGE REGULATOR SECTION

$H_{HVR}$ HV Regulator Voltage $V_{FB} = 0 V, V_{STR} = 40 V$	-	7.8	-	V
---	---	-----	---	---

## TOTAL DEVICE SECTION

I <sub>OP1</sub>	Operating Supply Current (Control Part Only, without Switching)	V <sub>CC</sub> = 15 V, 0 V < V <sub>FB</sub> < V <sub>BURL</sub>	-	0.3	0.5	mA
I <sub>OP2</sub>	Operating Supply Current (Control Part Only, without Switching)	$V_{CC}$ = 8 V, 0 V < $V_{FB}$ < $V_{BURL}$	-	0.25	0.45	mA
I <sub>OP3</sub>	Operating Supply Current (Note 8) (While Switching)	$V_{CC}$ = 15 V, $V_{BURL}$ < $V_{FB}$ < $V_{SD}$	-	-	1.3	mA
I <sub>CH</sub>	Startup Charging Current	V <sub>CC</sub> = 0 V, V <sub>STR</sub> > 40 V	1.6	1.9	2.4	mA
ISTART	Startup Current	$V_{CC}$ = Before $V_{START}$ , $V_{FB}$ = 0 V	-	100	150	μΑ
V <sub>STR</sub>	Minimum V <sub>STR</sub> Supply Voltage	$V_{CC} = V_{FB} = 0 V$ , $V_{STR}$ Increase	-	26	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
8. Though guaranteed by design, it is not 100% tested in production.
9. Pulse test: pulse width = 300 ms, duty cycle = 2%.

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 4. Operating Frequency vs. Temperature




Figure 6. Start Threshold Voltage vs. Temperature




Figure 8. Feedback Source Current vs. Temperature




Figure 5. HV Regulator Voltage vs. Temperature




Figure 7. Stop Threshold Voltage vs. Temperature





Figure 9. Peak Current Limit vs. Temperature

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(These Characteristic graphs are normalized at  $T_A = 25$ .)








Figure 12. Operating Supply Current 2 vs. Temperature




Figure 14. Shutdown Delay Current vs. Temperature




Figure 11. Operating Supply Current 1 vs. Temperature




Figure 13. Over–Voltage Protection Voltage vs. Temperature

#### FUNCTIONAL DESCRIPTION

#### Startup

At startup, an internal high–voltage current source supplies the internal bias and charges the external capacitor (C<sub>A</sub>) connected with the V<sub>CC</sub> pin, as illustrated in Figure 15. An internal high–voltage regulator (HV REG) located between the V<sub>STR</sub> and V<sub>CC</sub> pins regulates the V<sub>CC</sub> to 7.8 V and supplies operating current. Therefore, FSL206MR needs no auxiliary bias winding.




Figure 15. Startup Block

#### **Oscillator Block**

The oscillator frequency is set internally and the power switch has a random frequency fluctuation function. Fluctuation of the switching frequency of a switched power supply can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of external feedback voltage and internal free–running oscillator. This randomly chosen switching frequency effectively spreads the EMI noise nearby switching frequency and allows the use of a cost–effective inductor instead of an AC input line filter to satisfy the world–wide EMI requirements.




Figure 16. Frequency Fluctuation Waveform

#### Feedback Control

FSL206MR employs current-mode control, as shown in Figure 17. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{SENSE}$  resistor makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5 V, the optocoupler LED current increases, the feedback voltage  $V_{FB}$  is pulled down, and the duty cycle is reduced. This typically occurs when the input voltage is increased or the output load is decreased.




Figure 17. Pulse–Width–Modulation (PWM) Circuit

#### Leading-Edge Blanking (LEB)

At the instant the internal SENSEFET is turned on, the primary–side capacitance and secondary–side rectifier diode reverse recovery typically cause a high–current spike through the SENSEFET. Excessive voltage across the  $R_{SENSE}$  resistor leads to incorrect feedback operation in the current–mode PWM control. To counter this effect, the power switch employs a leading–edge blanking (LEB) circuit (*see the Figure 17*). This circuit inhibits the PWM comparator for a short time (t<sub>LEB</sub>) after the SENSEFET is turned on.

#### **Protection Circuits**

The protective functions include Overload Protection (OLP), Over-Voltage Protection (OVP), Under-Voltage Lockout (UVLO), Line Under-Voltage Protection (LUVP), Abnormal Over-Current Protection (AOCP), and thermal shutdown power switch. Because these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SENSEFET remains off. This causes  $V_{CC}$  to fall. When V<sub>CC</sub> reaches the UVLO stop voltage V<sub>STOP</sub> (7 V), the protection is reset and the internal high- voltage current source charges the V<sub>CC</sub> capacitor via the V<sub>STR</sub> pin. When V<sub>CC</sub> reaches the UVLO start voltage V<sub>START</sub> (8 V), the FPS resumes normal operation. In this manner, auto-restart can alternately enable and disable the switching of the power SENSEFET until the fault condition is eliminated.




Figure 18. Auto–Restart Protection Waveforms

#### **Overload Protection (OLP)**

Overload is defined as the load current exceeding a preset level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the overload protection (OLP) circuit can be activated during the load transition or startup. To avoid this undesired operation, the OLP circuit is activated after a specified time to determine whether it is a transient situation or a true overload situation. The Current-Mode feedback path limits the current in the SENSEFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (Vo) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, increasing the feedback voltage (V<sub>FB</sub>). If VFB exceeds 2.4 V, the feedback input diode is blocked and the 2.7  $\mu$ A current source (I<sub>DELAY</sub>) starts to charge C<sub>FB</sub> slowly up. In this condition, VFB increases until it reaches 5 V, when the switching operation is terminated, as shown in Figure 19. The shutdown delay is the time required to charge C<sub>FB</sub> from 2.4 V to 5 V with 2.7 µA current source.




Figure 19. Overload Protection (OLP)

#### Abnormal Over–Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pin are shorted, a steep current with extremely high di/dt can flow through the SENSEFET during the LEB time. Even though the power switch has OLP (Overload Protection), it is not enough to protect the FPS in that abnormal case, since severe current stress is imposed on the SENSEFET until OLP triggers. The power switch includes the internal AOCP (Abnormal Over–Current Protection) circuit shown in Figure 20. When the gate turn–on signal is applied to the power SENSEFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.




Figure 20. Abnormal Over–Current Protection

#### Thermal Shutdown (TSD)

The SENSEFET and control IC being integrated makes it easier to detect the temperature of the SENSEFET. When the junction temperature exceeds ~135°C, thermal shutdown is activated and the power switch is restarted after temperature decreases to 60°C.

#### **Over-Voltage Protection (OVP)**

In the event of a malfunction in the secondary-side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (refer to Figure 17). Then V<sub>FB</sub> climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, V<sub>CC</sub> is proportional to the output voltage and the FPS uses V<sub>CC</sub> instead of directly monitoring the output voltage. If V<sub>CC</sub> exceeds 24.5 V, OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation,  $V_{\mbox{CC}}$  should be designed to be below 24.5 V.

#### Line Under-Voltage Protection (LUVP)

If the input voltage of the converter is lower than the minimum operating voltage, the converter input current increases too much, causing components failure. If the input voltage is low, the converter should be protected. In the FSL206MR, the LUVP circuit senses the input voltage using the LS pin and, if this voltage is lower than 1.5 V, the LUVP signal is generated. The comparator has 0.5 V hysteresis. If the LUVP signal is generated, the output drive block is shut down and the output voltage feedback loop is saturated.




Figure 21. Line UVP Circuit

#### Soft-Start

The FSL206MR has an internal soft-start circuit that slowly increases the feedback voltage, together with the SENSEFET current, after it starts. The typical soft-start time is 15 ms, as shown in Figure 22, where progressive increments of the SENSEFET current are allowed during the startup phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps prevent transformer saturation and reduce the stress on the secondary diode.




Figure 22. Internal Soft-Start

#### **Burst Operation**

To minimize power dissipation in Standby Mode, the power switch enters Burst Mode. As the load decreases, the feedback voltage decreases. As shown in Figure 23, the device automatically enters Burst Mode when the feedback voltage drops below  $V_{BURH}$ . Switching continues until the feedback voltage drops below  $V_{BURL}$ . At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes  $V_{BURH}$ , switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SENSEFET and reduces switching loss in Standby Mode.





Figure 23. Burst–Mode Operation

SENSEFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



PDIP8 9.42x6.38, 2.54P CASE 646CM ISSUE O

DATE 31 JUL 2016




DOCUMENT NUMBER:	98AON13468G Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP8 9.42X6.38, 2.54P		PAGE 1 OF 1
ON Semiconductor and 🔘 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



PDIP8 9.59x6.6, 2.54P CASE 646CN ISSUE O

DATE 31 JUL 2016



NOTES:

A) THIS PACKAGE CONFORMS TOBEC MS-001 VARIATION BA WHICH DEFINES
2 VERSIONS OF THE PACKAGE TERMINAL STYLE WHICH ARE SHOWN HERE.
B) CONTROLING DIMS ARE IN INCHES

C) DIMENSIONS ARE EXCLUSIVE OF BURRSMOLD FLASH, AND TIE BAR EXTRUSIONS.

D) DIMENSION AND TOLERANCES PER ASME Y14.5M-2009

DOCUMENT NUMBER:	98AON13470G	Electronic versions are uncontrolle	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	PDIP8 9.59X6.6, 2.54P		PAGE 1 OF 2





PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD N08M TO ON SEMICONDUCTOR. REQ. BY I. CAMBALIZA.	31 JUL 2016


ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product call create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

3.60

3.20

0.25

**SEATING PLANE** 



	TAIL A ALE 2:1		
DOCUMENT NUMBER:	98AON13756G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
STATUS:	ON SEMICONDUCTOR STANDARD		
NEW STANDARD:			
DESCRIPTION:	PDIP8 GW		PAGE 1 OF 2

1.12 0.72

1.60 REF



DOCUMENT NUMBER: 98AON13756G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MKT-MLSOP08A TO ON SEMICONDUCTOR. REQ. BY D. TRUHITTE.	31 JAN 2017

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product call create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative