

# CDCL1500C0-002R85WLZ

# **ULTRACAPACITOR CELL**



## **SERIES**

## **CDCL ULTRACAPACITOR CELL**

Rev	Date	Revision of historical records
V2019-1	24-10-19	The First Release
V2020-1	13-3-20	Add Product Picture
V2020-2	15-5-20	Version Update

## **SCOPE**

These are the specifications of SPSCAP (Electric Double Layer Capacitor) which you are using, please review this document and approve it.

## **FEATURES**

Low ESR & High Power Density

Over 1,000,000 duty cycles

Laser welding connection

## **APPLICATIONS**

**EV/HEV** 

Hybrid driven trains

Mass transportation braking energy recovery system

Heavy duty machinery

Locomotive engine start system

Document number: DT14-08-201915-E Rev. & Date: V2020-2 2020.05.15

2.85V 1500F CDCL-WLZ




## **CONSTRUCTION AND DIMENSIONS**

#### 1) Construction

Inside structure: fold anode and cathode electrode with separator

Outer structure: aluminum case, insulating sleeve

## 2) Dimensions



	DIMENSION(mm)					
PART NUMBER	D(Max.)	L1	L2			
CDCL1500C0-002R85WLZ	60.8	85.0	91.4			

PART NUMBER NAMING SYSTEM										
	CDCL 1500 C 0		-	002	R	85	WLZ			
Pro	oduct Series	Nomir	nal Capacit	al Capacitance (F)			Rated Voltage (V)		Terminal Design	
С	Cell	1500	1500			002	2		W	Laser
D	Electric double layer	С	Decimal		Dash	R	Deci	mal	L	welding connection
С	Cylindrical	0	0.0			85	0.85	Z	Standard	
L	Large	U				05	0.0	55	Z	Design

Document number: DT14-08-201915-E 2.85V 1500F CDCL-WLZ Rev. & Date: V2020-2 2020.05.15



GENERAL CHARACTERISTICS	
Items	Specification
Rated Voltage (V DC)	2.85
Surge Voltage (V DC)	3.0
Operating Temp. (°C)	-40 <b>∼</b> +65
Rated Capacitance (F)	1500
Capacitance Tolerance	0% <b>~</b> 20%
ESR Max. (AC@1KHz, mΩ)	0.28
ESR Max. (DC, $m\Omega$ )	0.39
Maximum Continuous Current (ΔT=15°C, A)	93
Maximum Continuous Current (ΔT=40°C, A)	151
Maximum Peak Current (A) (1s)	1355
Max.LC (Room Temp. after 72hrs, mA)	7.3
Typical Thermal Resistance (R <sub>th</sub> , Housing, °C/W)	4.5
Typical Thermal Capacitance (Cth, J/°C)	377
Weight (g)	330
Energy Stored (Wh)	1.69

Document number: DT14-08-201915-E Rev. & Date: V2020-2 2020.05.15



## **RELIABILITY SPECIFICATIONS**

ITEM		SPECIFICATION		CONDITION	
Temp. Characteristics	Capacitance	Chara 1	Change within 5% of rated value		
	ESR	Step. 1	Change within 50% of rated value		
	Capacitance	<b>C</b> 1 0	Change within 5% of rated value	Step 1:+25±2°C, 1h	
	ESR	Step. 2	Change within 50% of rated value	Step 1:+25±2 C, 111 Step 2:+65±2°C, 1h	
	Capacitance	<b>C</b> 1 0	Change within 5% of rated value	Step 3: -25±2°C, 1h	
	ESR	Step. 3	Change within 50% of rated value	Step 4: -40±2°C, 1h	
	Capacitance		Change within 5% of rated value		
	ESR	Step. 4	Change within 50% of rated value		
	Capacitance	Initial Va	lue	ISO16750-3 Table 14	
Vibration Test	ESR	Initial Va	lue		
	Appearance	Not Mark	ked Defect		
Thermal Cycle	Capacitance	Initial Va	lue	Temp.: $-40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ Cycle times: 6 Test Time(One Cycle): $-40^{\circ}\text{C}$ 2hrs, $+65^{\circ}\text{C}$ 2hrs, Temp change 2hrs	
	ESR	Initial Va	lue		
	Appearance	Not Mark	ked Defect		
	Capacitance	Change w	vithin 20% of rated value	Temp.: +40±2℃	
Humidity Test	ESR	Change w	vithin 100% of rated value	Humidity: 90-95%RH	
	Appearance	Not Mark	ked Defect	Test Time: 240±8hrs	
	Capacitance	Change w	vithin 20% of rated value	Town 1 1 CF 1 2 °C	
DC Life	ESR	Change w	rithin 100% of rated value	Temp.: +65±2°C Voltage: 2.7V	
	Appearance	Not Mark	ked Defect	Time: 1,500hrs	
Shelf Life	Capacitance	Change w	rithin 20% of rated value	Temp.: +70±2°C Time: 1,000hrs	
	ESR	Change w	vithin 100% of rated value		
	Appearance	Not Mark	ked Defect	1,000	
Cycle Life	Capacitance	Change w	vithin 20% of rated value	T	
	ESR	Change w	vithin 100% of rated value	Temp.: +25±2°C Cycles times:	
	Appearance	Not Mark	ked Defect	1,000,000	

Document number: DT14-08-201915-E Rev. & Date: V2020-2 2020.05.15



#### **MEASURING METHOD**

- 1) Charge and Discharge procedure (Figure 1)
  - A) Charge the capacitor using constant current I to rated voltage V<sub>0</sub>
  - B) Keep rated voltage 5 mins
  - C) Discharge the capacitor using constant current I to half rated voltage, record discharge time  $T_1$  during voltage change from  $V_1$  to  $V_2$
  - D) Rest 2-5s, record voltage change △V
  - E) Discharge it to a very low voltage around 0.01V
  - F)  $V_1=85\% V_0 V_2=50\% V_0$



$$C = I \cdot T_1 / (V_1 - V_2)$$

C: Capacitance (F)

I: Constant Discharge Current (A)

T<sub>1</sub>: Discharge Time (S)

V<sub>1</sub>-V<sub>2</sub>: Voltage Change (V)



DC ESR= $\Delta V/I$ 

DC ESR: DC Equivalent Series Resistance ( $\Omega$ )

ΔV: Voltage Change (V)

I: Constant Discharge Current (A)



Measure AC ESR using LCR meter

Frequency: 1KHz

Voltage: fully discharge




Figure 1

REMARK: SPSCAP EDLC SHOULD BE DISCHARGED WITH RESISTOR FOR AT LEAST 12 HOURS BEFORE MEASUREMENT OF CAPACITANCE OR ESR.

Document number: DT14-08-201915-E Rev. & Date: V2020-2 2020.05.15




#### **NOTES AND CAUTION**

Please notice below points when you start use SPSCAP.

- 1) The SPSCAP gets polarity through aging/testing process before it is packed, so please mount it in accordance with its polarity to maintain the best condition;
- 2) Please only apply SPSCAP at rated voltage. If you apply more than rated voltage, capacitor will be damaged or broken due to electrolyte inside will be electrolyzed;
- 3) Ambient temperature greatly affects the lifetime of the capacitor, by reducing the temperature by 10°C, lifetime can be approximately doubled;
- 4) Storage: In long term storage, please store SPSCAP in following condition:
  - Temp.: 15 ~ 35°C
  - Humidity: 40 ~ 75 %RH
  - No-dust, non-acidic and/or non-alkaline atmosphere
  - Avoid direct sun light
- 5) Do not disassemble SPSCAP. It contains electrolyte;
- 6) Avoid serious mechanical impacts onto capacitor, such as force or twist capacitor;
- 7) Please contact us if you want to subject SPSCAP to severe vibrating conditions exceeding rated specification;
- 8) Please contact us if you want to connect a certain number of single capacitor to make a module;
- 9) Over-rated voltage may be applied to a single SPSCAP in series connection due to the deviation of capacitance and ESR of each SPSCAP. Please inform us if you are using SPSCAP in series connection and please design so as not to apply over-rated voltage to each capacitor, and use SPSCAP from same date code/lot.

Document number: DT14-08-201915-E Rev. & Date: V2020-2 2020.05.15





All rights reserved. Design and specifications are subjected to change without notice.

## NINGBO CRRC NEW ENERGY TECHNOLOGY CO.,LTD.

Add: No.199 Shidai Road, Wuxiang Town, Yinzhou District,

Ningbo,Zhejiang,China Email: info@spscap.com Website: www.spscap.com



