

## DRV13x Audio-Balanced Line Drivers

### 1 Features

- Balanced Output
- Low Distortion: 0.0005% at  $f = 1$  kHz
- Wide Output Swing: 17Vrms into 600  $\Omega$
- High Capacitive Load Drive
- High Slew Rate: 15 V/ $\mu$ s
- Wide Supply Range:  $\pm 4.5$  V to  $\pm 18$  V
- Low Quiescent Current:  $\pm 5.2$  mA
- 8-Pin DIP, SO-8, and SOL-16 Packages
- Companion to Audio Differential Line Receivers: INA134 and INA137
- Improved Replacement for SSM2142

### 2 Applications

- Audio Differential Line Drivers
- Audio Mix Consoles
- Distribution Amplifiers
- Graphic and Parametric Equalizers
- Dynamic Range Processors
- Digital Effects Processors
- Telecom Systems
- Hi-Fi Equipment
- Industrial Instrumentation

### 3 Description

The DRV134 and DRV135 are differential output amplifiers that convert a single-ended input to a balanced output pair. These balanced audio drivers consist of high performance op amps with on-chip precision resistors. They are fully specified for high performance audio applications and have excellent ac specifications, including low distortion (0.0005% at 1 kHz) and high slew rate (15 V/ $\mu$ s).

The on-chip resistors are laser-trimmed for accurate gain and optimum output common-mode rejection. Wide output voltage swing and high output drive capability allow use in a wide variety of demanding applications. They easily drive the large capacitive loads associated with long audio cables. Used in combination with the INA134 or INA137 differential receivers, they offer a complete solution for transmitting analog audio signals without degradation.


The DRV134 is available in 8-pin DIP and SOL-16 surface-mount packages. The DRV135 comes in a space-saving SO-8 surface-mount package. Both are specified for operation over the extended industrial temperature range,  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and operate from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV134	SOIC (16)	10.30 mm x 7.50 mm
DRV135	SOIC (8)	4.90 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### 4 Simplified Schematic



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>13</b>
<b>2 Applications</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>15</b>
<b>3 Description</b> .....	<b>1</b>	9.1 Application Information.....	<b>15</b>
<b>4 Simplified Schematic</b> .....	<b>1</b>	9.2 Typical Application .....	<b>15</b>
<b>5 Revision History</b> .....	<b>2</b>	<b>10 Power Supply Recommendations</b> .....	<b>17</b>
<b>6 Pin Configuration and Functions</b> .....	<b>3</b>	<b>11 Layout</b> .....	<b>17</b>
<b>7 Specifications</b> .....	<b>4</b>	11.1 Layout Guidelines .....	<b>17</b>
7.1 Absolute Maximum Ratings .....	<b>4</b>	11.2 Layout Examples.....	<b>18</b>
7.2 Handling Ratings.....	<b>4</b>	11.3 Thermal Performance .....	<b>19</b>
7.3 Recommended Operating Conditions .....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>19</b>
7.4 Electrical Characteristics.....	<b>5</b>	12.1 Documentation Support .....	<b>19</b>
7.5 Typical Characteristics.....	<b>6</b>	12.2 Related Links .....	<b>19</b>
<b>8 Detailed Description</b> .....	<b>11</b>	12.3 Trademarks .....	<b>19</b>
8.1 Overview .....	<b>11</b>	12.4 Electrostatic Discharge Caution.....	<b>19</b>
8.2 Functional Block Diagram .....	<b>11</b>	12.5 Glossary .....	<b>19</b>
8.3 Feature Description.....	<b>11</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>20</b>


## 5 Revision History

### Changes from Revision A (April 2007) to Revision B

Page

- Added *Handling Rating* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section ..... **1**

## 6 Pin Configuration and Functions



NOTE: NC - No internal connection

### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DIP-8 and SO-8	SOL-16		
Gnd	3	5	–	Ground
+Sense	7	13	I	Sensing, non-inverting input
–Sense	2	4	I	Sensing, inverting input
V+	6	12	–	Positive supply
V–	5	11	–	Negative supply
V <sub>IN</sub>	4	6	I	Input
–V <sub>o</sub>	1	3	O	Inverted, balanced differential output
+V <sub>o</sub>	8	14	O	Balanced differential output
NC	–	1,2,7,8,9,10,15,16	–	These pins should be left unconnected

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage, V+ to V–		40	V
Input voltage range	V–	V+	
Output short-circuit (to ground)		Continuous	
Operating temperature	–55	125	°C
Junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

	MIN	MAX	UNIT	
T <sub>stg</sub> Storage temperature range	–55	125	°C	
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	–2000	2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	–500	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
T <sub>spe</sub> Specification temperature range	–40		85	°C
T <sub>A</sub> Operation temperature range	–55		125	°C
V+ Positive supply	4.5	18	18	V
V– Negative supply	–4.5	–18	–18	V

## 7.4 Electrical Characteristics

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>AUDIO PERFORMANCE</b>						
THD+N	Total Harmonic Distortion + Noise	$f = 20\text{Hz to } 20\text{kHz}$ , $V_O = 10\text{Vrms}$ $f = 1\text{kHz}$ , $V_O = 10\text{Vrms}$		0.001%		
				0.0005%		
RTO <sup>(1)</sup>	Noise Floor	20 kHz BW		-98		dBu
RTO <sup>(1)</sup>	Headroom	THD+N < 1%		27		dBu
<b>INPUT</b>						
$Z_{IN}$	Input Impedance <sup>(2)</sup>			10		k $\Omega$
$I_{IN}$	Input Current	$V_{IN} = \pm 7.07\text{ V}$	-1000	$\pm 700$	1000	$\mu\text{A}$
<b>GAIN</b>						
	Differential					
	Initial	$[(+V_O) - (-V_O)]/V_{IN}$	5.8	6		dB
	Error	$V_{IN} = \pm 10\text{V}$	-2%	$\pm 0.1\%$	2%	
	Error vs Temperature			$\pm 10$		ppm/ $^\circ\text{C}$
	Single-Ended	$V_{IN} = \pm 5\text{V}$				
	Initial		5.8	6		dB
	Error		-2%	$\pm 0.7\%$	2%	
	Error vs Temperature			$\pm 10$		ppm/ $^\circ\text{C}$
	Nonlinearity			0.0003		% of FS
<b>OUTPUT</b>						
OCMR	Common-Mode Rejection, $f = 1\text{kHz}$	See <a href="#">Figure 25</a>	46	68		dB
SBR	Signal Balance Ratio, $f = 1\text{kHz}$	See <a href="#">Figure 26</a>	35	54		dB
	Output Offset Voltage					
$V_{OCM}$ <sup>(3)</sup>	Offset Voltage, Common-Mode	$V_{IN} = 0$	-250	$\pm 50$	250	mV
	Offset Voltage, Common-Mode vs Temperature			$\pm 150$		$\mu\text{V}/^\circ\text{C}$
$V_{OD}$ <sup>(4)</sup>	Offset Voltage, Differential	$V_{IN} = 0$	-10	$\pm 1$	10	mV
	Offset Voltage, Differential vs Temperature			$\pm 5$		$\mu\text{V}/^\circ\text{C}$
PSRR	Offset Voltage, Differential vs Power Supply	$V_S = \pm 4.5\text{V to } \pm 18\text{V}$	80	110		dB
	Output Voltage Swing,	Positive	$(V+) - 3$	$(V+) - 2.5$		V
		Negative	$(V-) + 2$	$(V-) + 1.5$		
	Impedance			50		$\Omega$
$C_L$	Load Capacitance, Stable Operation	$C_L$ Tied to Ground (each output)		1		$\mu\text{F}$
$I_{SC}$	Short-Circuit Current			$\pm 85$		mA
<b>FREQUENCY RESPONSE</b>						
	Small-Signal Bandwidth			1.5		MHz
SR	Slew Rate			15		V/ $\mu\text{s}$
	Settling Time: 0.01%	$V_{OUT} = 10\text{V Step}$		2.5		$\mu\text{s}$
	Overload Recovery	Output Overdriven 10%		3		$\mu\text{s}$
<b>POWER SUPPLY</b>						
$V_S$	Rated Voltage			$\pm 18$		V
	Voltage Range		$\pm 4.5$		$\pm 18$	V
$I_Q$	Quiescent Current	$I_O = 0$	-5.5	$\pm 5.2$	5.5	mA

(1) dBu =  $20\log(V_{rms}/0.7746)$ ; RTO = Referred-to-Output.

(2) Resistors are ratio matched but have  $\pm 20\%$  absolute value.

(3)  $V_{OCM} = [(+V_O) + (-V_O)] / 2$ .

(4)  $V_{OD} = (+V_O) - (-V_O)$ .

(5) Ensures linear operation. Includes common-mode offset.

### Electrical Characteristics (continued)

At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>TEMPERATURE RANGE</b>						
Specification Range			-40		85	$^\circ\text{C}$
Operation Range			-55		125	$^\circ\text{C}$
Storage Range			-55		125	$^\circ\text{C}$
$\theta_{JA}$	Thermal Resistance	8-Pin DIP		100		$^\circ\text{C}/\text{W}$
		SO-8 Surface mount		150		$^\circ\text{C}/\text{W}$
		SOL-16 Surface mount		80		$^\circ\text{C}/\text{W}$

### 7.5 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.




Figure 1. Total Harmonic Distortion + Noise vs Frequency




Figure 2. Total Harmonic Distortion + Noise vs Frequency




Figure 3. Total Harmonic Distortion + Noise vs Frequency










Figure 4. System Total Harmonic Distortion + Noise vs Frequency

Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.



Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.




Figure 11. Power Supply Rejection vs Frequency




Figure 12. Maximum Output Voltage Swing vs Frequency




Figure 13. Output Voltage Swing vs Supply Voltage




Figure 14. Output Voltage Swing vs Output Current




Figure 15. Quiescent Current vs Supply Voltage





Figure 16. Short-Circuit Current vs Temperature




**Typical Characteristics (continued)**


At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.



**Figure 17. Differential Offset Voltage Production Distribution**




**Figure 18. Common-Mode Offset Voltage Production Distribution**




$C_L = 100\ \text{pF}$

**Figure 19. Small-Signal Step Response**




$C_L = 1000\ \text{pF}$

**Figure 20. Small-Signal Step Response**



$C_L = 100\ \text{pF}$

**Figure 21. Large-Signal Step Response**




$C_L = 1000\ \text{pF}$

**Figure 22. Large-Signal Step Response**

**Typical Characteristics (continued)**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $R_L = 600\ \Omega$  differential connected between  $+V_O$  and  $-V_O$ , unless otherwise noted.



**Figure 23. Small-Signal Step Overshoot vs Load Capacitance**

## 8 Detailed Description


### 8.1 Overview

The DRV134 and DRV135 consist of an input inverter driving a cross-coupled differential output stage with 50  $\Omega$  series output resistors. Characterized by low differential-mode output impedance (50  $\Omega$ ) and high common-mode output impedance (1.6 k $\Omega$ ), the DRV134 and DRV135 are ideal for audio applications.

Excellent internal design and layout techniques provide low signal distortion, high output level (27 dBu), and a low noise floor (–98 dBu). Laser trimming of thin film resistors assures excellent output common-mode rejection (OCMR) and signal balance ratio (SBR). In addition, low dc voltage offset reduces errors and minimizes load currents.

The [Functional Block Diagram](#) section shows a detailed block diagram of the DRV134 and DRV135.

### 8.2 Functional Block Diagram



### 8.3 Feature Description


#### 8.3.1 Audio Performance

The DRV134 and DRV135 were designed for enhanced ac performance. Very low distortion, low noise, and wide bandwidth provide superior performance in high quality audio applications. Laser-trimmed matched resistors provide optimum output common-mode rejection (typically 68dB), especially when compared to circuits implemented with op amps and discrete precision resistors. In addition, high slew rate (15 V/ $\mu$ s) and fast settling time (2.5  $\mu$ s to 0.01%) ensure excellent dynamic response.

The DRV134 and DRV135 have excellent distortion characteristics. As shown in the distortion data provided in the [Typical Characteristics](#) section, THD+Noise is below 0.003% throughout the audio frequency range under various output conditions. Both differential and single-ended modes of operation are shown. In addition, the optional 10 $\mu$ F blocking capacitors used to minimize  $V_{OCM}$  errors have virtually no effect on performance. Measurements were taken with an Audio Precision System One (with the internal 80 kHz noise filter) using the THD test circuit shown in [Figure 24](#).

## Feature Description (continued)


Up to approximately 10 kHz, distortion is below the measurement limit of commonly used test equipment. Furthermore, distortion remains relatively constant over the wide output voltage swing range (approximately 2.5 V from the positive supply and 1.5 V from the negative supply). A special output stage topology yields a design with minimum distortion variation from lot-to-lot and unit-to-unit. Furthermore, the small and large signal transient response curves demonstrate the stability under load of the DRV134 and DRV135.



**Figure 24. Distortion Test Circuit**

### 8.3.2 Output Common-Mode Rejection

Output common-mode rejection (OCMR) is defined as the change in differential output voltage due to a change in output common-mode voltage. When measuring OCMR,  $V_{IN}$  is grounded and a common-mode voltage,  $V_{CM}$ , is applied to the output as shown in Figure 25. Ideally no differential mode signal (VOD) should appear. However, a small mode-conversion effect causes an error signal whose magnitude is quantified by OCMR.



**Figure 25. Output Common-Mode Rejection Test Circuit**

### 8.3.3 Signal Balance Ratio

Signal balance ratio (SBR) measures the symmetry of the output signals under loaded conditions. To measure SBR an input signal is applied and the outputs are summed as shown in Figure 26.  $V_{OUT}$  should be zero since each output ideally is exactly equal and opposite. However, an error signal results from any imbalance in the outputs. This error is quantified by SBR. The impedances of the DRV134 and DRV135's output stages are closely matched by laser trimming to minimize SBR errors. In an application, SBR also depends on the balance of the load network.

## Feature Description (continued)




Figure 26. Signal Balance Ratio Test Circuit

## 8.4 Device Functional Modes

### 8.4.1 Differential-Output Mode

In differential-output mode, the DRV134 (and DRV135 in SO-8 package) converts a single-ended, ground-referenced input to a floating differential output with +6 dB gain ( $G = 2$ ). Figure 27 shows the basic connections required for operation in differential-output mode.

Normally,  $+V_O$  is connected to +Sense,  $-V_O$  is connected to -Sense, and the outputs are taken from these junctions as shown in Figure 27.





Figure 27. Basic Connections for Differential-Output Mode

## Device Functional Modes (continued)

### 8.4.2 Single-Ended Mode

The DRV134 can be operated in single-ended mode without degrading output drive capability. Single-ended operation requires that the unused side of the output pair be grounded (both the  $V_O$  and Sense pins) to a low impedance return path. Gain remains +6 dB. Grounding the negative outputs as shown in Figure 28 results in a non-inverted output signal ( $G = +2$ ) while grounding the positive outputs gives an inverted output signal ( $G = -2$ ).



**Figure 28. Typical Single-Ended Application**

For best rejection of line noise and hum differential mode operation is recommended. However, single-ended performance is adequate for many applications. In general single ended performance is comparable to differential mode (see THD+N typical performance curves), but the common mode and noise rejection inherent in balanced-pair systems is lost.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Decoupling capacitors placed close to the device pins are strongly recommended in applications with noisy or high impedance power supplies.

For best system performance, it is recommended that a high input-impedance difference amplifier be used as the receiver. Used with the INA134 ( $G = 0$  dB) or the INA137 ( $G = \pm 6$  dB) differential line receivers, the DRV134 forms a complete solution for driving and receiving audio signals, replacing input and output coupling transformers commonly used in professional audio systems (Figure 29). When used with the INA137 ( $G = -6$  dB) overall system gain is unity.

### 9.2 Typical Application

#### 9.2.1 Cable Driving Application

The DRV134 is capable of driving large signals into 600- $\Omega$  loads over long cables. Low impedance shielded audio cables such as the standard Belden 8451 or 9452 (or similar) are recommended, especially in applications where long cable lengths are required.

For applications with large dc cable offset errors, a 10- $\mu$ F electrolytic nonpolarized blocking capacitor at each sense pin is recommended as shown in Figure 29.




Figure 29. Complete Audio Driver and Receiver Circuit

#### 9.2.1.1 Design Requirements

Consider a design with the goal of differentially transmitting a single ended signal of up to 22.2 dBu through 500 ft of cable with no load at the receiving side. The signal at the end of the cable should have no more than 0.002 percent of total harmonic distortion plus noise (THD+N) at 10 kHz and less than 0.0005 percent of THD+N for frequencies between 20 Hz and 1 kHz.

The system is required to put out a single ended signal 0 dB with respect to the input signal and accommodate inputs with peak to RMS ratios of up to 1.5 for the maximum 22.2 dBu range established above.

## Typical Application (continued)

### 9.2.1.2 Detailed Design Procedure

The dBu is a common unit of measurement for input sensitivity and output level of professional audio equipment. A 0 dBu signal dissipates 1 mW into a 600-Ω resistive load; therefore, a 0 dBu signal corresponds to approximately  $0.775 V_{\text{RMS}}$ . Equation 1 shows the relationship between the signal level in dBu (denoted by  $L_u$ ) and the signal level in  $V_{\text{RMS}}$  (denoted by  $x$ ).

$$L_u = 20 \log_{10} \left( \frac{x}{0.775} \right) \quad (1)$$

For this design, the single ended input signal of 22.2 dBu corresponds to  $9.98 V_{\text{RMS}}$  as shown in Equation 2.

$$V_{\text{IN}} = 0.775 \left( 10^{\frac{L_u}{20}} \right) = 9.98 V_{\text{RMS}} \quad (2)$$


Given that the system must accommodate for 22.2 dBu signals with up to 1.5 of peak to RMS ratio, the maximum peak input signal is  $14.97 V_{\text{PEAK}}$  as calculated in Equation 3.

$$V_{\text{IN\_PEAK}} = 1.5(9.98) = 14.97 V_{\text{PEAK}} \quad (3)$$

The DRV134 is chosen to convert the single ended input signal into a differential signal and the outputs of the DRV134 will be connected to one end of the 500 ft cable. In order to prevent clipping and distortion of the input signal, the power supply rails for the DRV134 are chosen as 3 V above and below the peak calculated in Equation 3. The 3 V margin is derived from the output voltage swing specification given in the *Electrical Characteristics* table. The supplies selected are 18 V for  $V_+$  and  $-18 V$  for  $V_-$ .

Finally, the INA137 is used at the end of the 500 ft cable in order to convert the differential signal output of the DRV134 into a single ended signal that is 0 dB with respect to the input signal.

Figure 30 shows the system diagram.




**Figure 30. Diagram of System Based on DRV134 and INA137**



## Typical Application (continued)

### 9.2.1.3 Application Curve

Figure 31 shows the performance obtained with the system depicted in Figure 30.



## 10 Power Supply Recommendations

The DRV134 and DRV135 are designed to operate from an input voltage supply range between  $\pm 4.5$  V and  $\pm 18$  V. This input supply should be well regulated. If the input supply is located more than a few inches from the DRV134 or DRV135 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 11 Layout

### 11.1 Layout Guidelines

A driver/receiver balanced-pair (such as the DRV134 and INA137) rejects the voltage differences between the grounds at each end of the cable, which can be caused by ground currents, supply variations, etc. In addition to proper bypassing (as shown in Figure 32 and Figure 33), the suggestions below should be followed to achieve optimal OCMR and noise rejection.

- The DRV134 input should be driven by a low impedance source such as an op amp or buffer.
- As is the case for any single-ended system, the source's common should be connected as close as possible to the DRV134's ground. Any ground offset errors in the source will degrade system performance.
- Symmetry on the outputs should be maintained.
- Shielded twisted-pair cable is recommended for all applications. Physical balance in signal wiring should be maintained. Capacitive differences due to varying wire lengths may result in unequal noise pickup between the pair and degrade OCMR. Follow industry practices for proper system grounding of the cables.

## 11.2 Layout Examples




Figure 32. DRV134 Layout Example




Figure 33. DRV135 Layout Example

## 11.3 Thermal Performance

The DRV134 and DRV135 have robust output drive capability and excellent performance over temperature. In most applications there is no significant difference between the DIP, SOL-16, and SO-8 packages. However, for applications with extreme temperature and load conditions, the SOL-16 (DRV134UA) or DIP (DRV134PA) packages are recommended. Under these conditions, such as loads greater than 600  $\Omega$  or very long cables, performance may be degraded in the SO-8 (DRV135UA) package.

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- *Audio Differential Line Receivers 0dB (G = 1)*, [INA134](#)
- *Audio Differential Line Receivers  $\pm 6$ dB (G = 1/2 or 2)*, [INA137](#)

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DRV134	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
DRV135	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV134PA	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	DRV134PA	<a href="#">Samples</a>
DRV134PAG4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-55 to 125	DRV134PA	<a href="#">Samples</a>
DRV134UA	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR		DRV134UA	<a href="#">Samples</a>
DRV134UA/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR		DRV134UA	<a href="#">Samples</a>
DRV134UAE4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR		DRV134UA	<a href="#">Samples</a>
DRV135UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-55 to 125	DRV 135UA	<a href="#">Samples</a>
DRV135UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-55 to 125	DRV 135UA	<a href="#">Samples</a>
DRV135UA/2K5E4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-55 to 125	DRV 135UA	<a href="#">Samples</a>
DRV135UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-55 to 125	DRV 135UA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV134UA/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
DRV135UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV134UA/1K	SOIC	DW	16	1000	367.0	367.0	38.0
DRV135UA/2K5	SOIC	D	8	2500	853.0	449.0	35.0



## GENERIC PACKAGE VIEW

**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A




DW0016A

# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated