## NHD-2.7-12864WDW3

## Graphic OLED Display Module

| NHD- | Newhaven Display |
| :--- | :--- |
| 2.7- | $2.7^{\prime \prime}$ Diagonal Size |
| $\mathbf{1 2 8 6 4 -}$ | $128 \times 64$ Pixel Resolution |
| WD- | Model |
| W- | Emitting Color: White |
| 3- | $+3.3 V$ Power Supply |

## Table of Contents

Document Revision History ..... 2
Functions and Features ..... 2
Mechanical Drawing ..... 3
Pin Description ..... 4
Interface Selection ..... 5
On-Board Jumper Options ..... 5
Electrical Characteristics ..... 6
Optical Characteristics ..... 6
Controller Information ..... 6
Table of Commands ..... 7
Timing Characteristics ..... 10
Recommended Initialization ..... 14
Example Software Routines ..... 15
Quality Information ..... 16

## Additional Resources

> Support Forum: http://www.nhdforum.newhavendisplay.com
> Github: https://github.com/newhavendisplay
> Example Code: https://www.newhavendisplay.com/example code.html
> Knowledge Center: https://www.newhavendisplay.com/knowledge center.html
> Quality Center: https://www.newhavendisplay.com/quality center.htm|
> Precautions for using LCDs/LCMs: https://www.newhavendisplay.com/specs/precautions.pdf
> Warranty / Terms \& Conditions: https://www.newhavendisplay.com/terms.htm|

## Document Revision History

| Revision | Date | Description | Changed By |
| :---: | :---: | :---: | :---: |
| - | $6 / 9 / 2017$ | Initial Release | ML |
| 1 | $7 / 25 / 2017$ | Update Storage Temperature range | ML |
| 2 | $5 / 12 / 2020$ | Included Additional Dimensions on Mechanical Drawing | AS |
| 3 | $2 / 4 / 2021$ | Bezel Redesign; Updated 2D Mechanical Drawing | AS |
| 4 | $2 / 26 / 2021$ | Rectified error in MPU Pin Assignment Summary | AS |

## Functions and Features

- $128 \times 64$ Pixel resolution
- Built-in SSD1322 controller
- Parallel or Serial MPU interface
- Single, low voltage power supply
- Power options via on-board jumpers
- RoHS Compliant


## Mechanical Drawing



Driver IC Memory Mapping $(256 \times 64$ in $480 \times 128)$

Notes:

1. Display Color: White
2. Interface: 8 -bit 6800/8080 Parallel, 3/4-Wire SPI
3. Controller:

SSD1322


Detaili A A

| Pin No. | Symbol |
| :---: | :---: |
| 1 | Vss |
| 2 | Vdd |
| 3 | NC (BC_VDD) |
| 4 | D/C |
| 5 | R/W |
| 6 | $E$ |
| 7 | DB0 |
| 8 | DB1 |
| 9 | DB2 |
| 10 | DB3 |
| 11 | DB4 |
| 12 | DB5 |
| 13 | DB6 |
| 14 | DB7 |
| 15 | N.C. (Vcc) |
| 16 | /RES |
| 17 | /CS |
| 18 | /SHDN (N.C.) |
| 19 | BS1 |
| 20 | BS0 |


| Standard Tolerance: (Unless otherwise specified) Linear: $\pm 0.3 \mathrm{~mm}$ | - NEWHAVEN DISPLAY |  |  |
| :---: | :---: | :---: | :---: |
|  | DrawingPart Number:NHD-2.7-12864WDW3 |  | Revision: |
| Unless otherwise specified: <br> - Dimensions are in Millimeters <br> -Third Angle Projection | Drawn By: A. Shah | Approved By: A. Shah | A3 |
|  | Drawn Date: $214 / 2021$ | Approved Date: $21 / 1 / 2021$ | NS |
|  | Do Not Scale Drawing |  | Sheet 1 of 1 |
| This drawing is solely the property of Newhaven Display International, Inc. The information it contains is not to be disclosed, reproduced or copied in whole or part without written approval from Newhaven Display. |  |  |  |

## Pin Description

## Parallel Interface:

| Pin No. | Symbol | External Connection | Function Description |
| :---: | :---: | :---: | :--- |
| 1 | VSS | Power Supply | Ground |
| 2 | VDD | Power Supply | Supply Voltage for OLED module |
| 3 | N.C. <br> (BC_V | - | No Connect by default. Can be configured to provide <br> independent supply voltage (2.8V -12 V DC) for boost <br> converter. (refer to On-Board Jumper Options table below) |
| 4 | D/C | MPU | Data/Command select signal, D/C=0: Command; D/C=1: Data <br> (tie LOW for 3-wire Serial Interface) |
| 5 | R/W or |  |  |
| /WR | MPU | 6800-interface: <br> Read/Write select signal, R/W=1: Read, R/W=0: Write <br> 8080-interface: <br> Active LOW Write signal |  |
| 6 | E or /RD | MPU | 6800-interface: <br> Operation Enable signal Active High <br> 8080-interface: |
| $7-14$ | DB0 - DB7 |  | Active LOW Read signal |

## Serial Interface:

| Pin No. | Symbol | External Connection | Function Description |
| :---: | :---: | :---: | :--- |
| 1 | V Ss $^{2}$ | Power Supply | Ground |
| 2 | $V_{\text {DD }}$ | Power Supply | Supply Voltage for OLED module |
| 3 | N.C. <br> (BC_VDD) | - | No Connect by default. Can be configured to provide <br> independent supply voltage (2.8V -12 V DC) for boost <br> converter. (refer to On-Board Jumper Options table below) |
| 4 | D/C | MPU | Data/Command select signal, D/C=0: Command; D/C=1: Data <br> (tie LOW for 3-wire Serial Interface) |
| $5-6$ | VSS | Power Supply | Ground |
| 7 | SCLK | MPU | Serial Clock signal |
| 8 | SDIN | MPU | Serial Data Input signal |
| 9 | N.C. | - | No Connect |
| $10-14$ | VSS | Power Supply | Ground |
| 15 | N.C. (VCC) | - | No Connect by default. Can be configured for external VCC (+15V). <br> (refer to On-Board Jumper Options section below) |
| 16 | /RES | MPU | Active LOW Reset signal |
| 17 | /CS | MPU | Active LOW Chip Select signal |
| 18 | /SHDN | MPU | Active LOW Shutdown control pin for boost converter <br> (pulled HIGH via on-board 15k $\Omega$ resistor) |
| 19 | (N.C.) |  | Can be made a No Connect by removing resistor R1. |
| 20 | BSO | MPU | MPU |

## Interface Selection

MPU Interface Pin Selections

| Pin <br> Name | 6800 Parallel <br> 8-bit interface | 8080 Parallel <br> 8-bit interface | 3-wire Serial <br> Interface | 4-wire Serial <br> Interface |
| :---: | :---: | :---: | :---: | :---: |
| BS1 | 1 | 1 | 0 | 0 |
| BS0 | 1 | 0 | 1 | 0 |

MPU Interface Pin Assignment Summary

| Bus Interface | Data/Command Interface |  |  |  |  |  |  |  | Control Signals |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | E | R/W | /CS | D/C | /RES |
| 8-bit 6800 | D [7:0] |  |  |  |  |  |  |  | E | R/W | /CS | D/C | /RES |
| 8-bit 8080 | D[7:0] |  |  |  |  |  |  |  | /RD | /WR | /CS | D/C | /RES |
| 3-wire SPI | Tie LOW |  |  |  |  | NC | SDIN | SCLK |  | OW | /CS | Tie LOW | /RES |
| 4-wire SPI | Tie LOW |  |  |  |  | NC | SDIN | SCLK |  | OW | /CS | D/C | /RES |

## On-Board Jumper Options

## Default Jumper Setting

| R4 | R5 | R7 | Description |
| :---: | :---: | :---: | :---: |
| Close | Open | Open | (default) OLED controller and boost converter + OLED panel are powered from VDD <br> (pin \#2). This allows the full module to be powered by a single low-voltage supply. |

Jumper Option \#1 - Independent Supply Voltage for Boost Converter (BC_VDD)

| R4 | R5 | R7 | Description |
| :---: | :---: | :---: | :--- |
| Open | Close | Open | Boost converter + OLED panel are powered from BC_VDD (pin \#3). OLED controller is <br> still powered from VDD (pin \#2). This allows for increased efficiency through the boost <br> converter, by allowing a supply voltage up to +12V at its input, BC_VDD (pin \#3). |

## Jumper Option \#2 - External Supply Voltage for OLED Panel (VCC)

| R4 | R5 | R7 | Description |
| :---: | :---: | :---: | :--- |
| Open | Open | Close | OLED panel is powered from VCC (pin \#15) - boost converter is not used. <br> OLED controller is still powered from VDD (pin \#2). This allows for maximum module <br> efficiency, and drastically reduced total current consumption. |



For detailed electrical information on each jumper option, please see the Electrical Characteristics table below.

I N T ER N A T I O N A L

## Electrical Characteristics

Values for Current shown below are based on the recommended initialization provided on page 12.

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature Range | Top | Absolute Max | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tst | Absolute Max | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| Default Jumper Setting |  |  |  |  |  |  |
| Supply Voltage for Module | $V_{\text {DD }}$ | - | 2.8 | 3.3 | 3.5 | V |
| Supply Current for Module | ldo | VDD=3.3V, 50\% ON | - | 215 | 235 | mA |
|  |  | VDD=3.3V, $100 \%$ ON | - | 345 | 375 | mA |
| Jumper Option \#1 |  |  |  |  |  |  |
| Supply Voltage for Module | $V_{\text {DD }}$ | - | 2.8 | 3.3 | 3.5 | V |
| Supply Voltage for Boost Converter | BC_VD | - | 2.8 | - | 12 | V |
| Supply Current for Module | ID | VDD=3.3V | - | 190 | 305 | $\mu \mathrm{A}$ |
| Supply Current for Boost Converter | lod_bc | BC_VDD=5.0V, $50 \%$ ON | - | 135 | 150 | mA |
|  |  | BC_VDD $=5.0 \mathrm{~V}, 100 \%$ ON | - | 200 | 215 | mA |
|  |  | BC_VDD $=12.0 \mathrm{~V}, 50 \%$ ON | - | 60 | 70 | mA |
|  |  | BC_VDD $=12.0 \mathrm{~V}, 100 \%$ ON | - | 80 | 90 | mA |
| Jumper Option \#2 |  |  |  |  |  |  |
| Supply Voltage for Module | $\mathrm{V}_{\text {D }}$ | - | 2.8 | 3.3 | 3.5 | V |
| Supply Voltage for OLED Panel | $\mathrm{V}_{\text {cc }}$ | - | 14.5 | 15 | 15.5 | V |
| Supply Current for Module | IDD | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | - | 180 | 300 | $\mu \mathrm{A}$ |
| Supply Current for OLED Panel | Icc | $\mathrm{V}_{\text {cc }}=15 \mathrm{~V}, 50 \%$ ON | - | 45 | 50 | mA |
|  |  | $\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}, 100 \%$ ON | - | 60 | 70 | mA |
|  |  |  |  |  |  |  |
| Sleep Mode Current | lod_sleep | - | - | 25 | 120 | $\mu \mathrm{A}$ |
| " H " Level input | $\mathrm{V}_{1+}$ | - | 0.8 * $\mathrm{V}_{\text {D }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| "L" Level input | $\mathrm{V}_{\mathrm{LI}}$ | - | $\mathrm{V}_{\text {ss }}$ | - | 0.2 * $\mathrm{V}_{\text {DD }}$ | V |
| "H" Level output | Vor | - | 0.9 * $\mathrm{V}_{\text {D }}$ | - | $V_{D D}$ | V |
| "L" Level output | VoL | - | $\mathrm{V}_{\text {ss }}$ | - | 0.1 * $V_{\text {DD }}$ | V |

Note: The electrical characteristics shown above for Jumper Option \#1 and Jumper Option \#2 apply only when the on-board jumpers are configured accordingly. By default, only Default Jumper Setting supply voltage and current (in bold) need to be considered. For details, see On-Board Jumper Options section on previous page.

## Optical Characteristics

Values for Brightness shown below are based on the recommended initialization provided on page 12.

| Item |  | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Optimal <br> Viewing <br> Angles |  | $\varphi Y+$ | - | - | 85 | - | 0 |
|  | Bottom | $\varphi Y$ - |  | - | 85 | - | 0 |
|  | Left | $\theta \mathrm{X}$ - |  | - | 85 | - | $\bigcirc$ |
|  | Right | 日X+ |  | - | 85 | - | 0 |
| Contrast Ratio |  | $\mathrm{Cr}_{\mathrm{r}}$ | - | >10,000:1 | - | - | - |
| Response Time | Rise | $\mathrm{T}_{\mathrm{R}}$ | - | - | 15 | - | ns |
|  | Fall | TF | - | - | 15 | - | ns |
| Brightness |  | Lv | 50\% Checkerboard | 60 | 80 | 130 | $\mathrm{cd} / \mathrm{m}^{2}$ |
| Lifetime |  |  | $\mathrm{T}_{\text {op }}=25^{\circ} \mathrm{C}, \mathrm{Lv}=80 \mathrm{~cd} / \mathrm{m}^{2}$ | 30,000 | - | - | hrs |
|  |  | - | $\mathrm{T}_{\text {op }}=25^{\circ} \mathrm{C}, \mathrm{Lv}=60 \mathrm{~cd} / \mathrm{m}^{2}$ | 50,000 | - | - | hrs |

Note: Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average $50 \%$ pixels on and is rated as Hours until Half-Brightness. To extend the life of the display, lower values may be used for the contrast setting registers - see below table of commands for details.

## Controller Information

Built-in SSD1322 controller.
For details, view full datasheet at http://www.newhavendisplay.com/app notes/SSD1322.pdf

Table of Commands

| Instruction | Code |  |  |  |  |  |  |  |  |  | Description | RESET value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D/C | HEX | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| Enable Grayscale Table | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Enable the Grayscale table settings. (see command 0xB8) |  |
| Set Column Address | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 15 \\ \mathrm{~A}[6: 0] \\ \mathrm{B}[6: 0] \\ \hline \end{gathered}$ | $0$ | $\begin{gathered} \hline \text { 0 } \\ \text { A6 } \\ \text { B6 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A5 } \\ \text { B5 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A4 } \\ \text { B4 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A3 } \\ \text { B3 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A2 } \\ \text { B2 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A1 } \\ \text { B1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { AO } \\ \text { BO } \end{gathered}$ | Set column start and end address A[6:0]: Column start address. Range: 0-119d <br> B[6:0]: Column end address. Range: 0-119d | $\begin{gathered} 0 \\ 119 \mathrm{~d} \end{gathered}$ |
| Write RAM Command | 0 | 5C | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | Enable MCU to write Data into RAM |  |
| Read RAM Command | 0 | 5D | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | Enable MCU to read Data from RAM |  |
| Set Row Address | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{gathered} 75 \\ \mathrm{~A}[6: 0] \\ \mathrm{B}[6: 0] \end{gathered}$ | $0$ | $\begin{gathered} \text { 1 } \\ \text { A6 } \\ \text { B6 } \end{gathered}$ | $\begin{gathered} \text { 1 } \\ \text { A5 } \\ \text { B5 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A4 } \\ \text { B4 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A3 } \\ \text { B3 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A2 } \\ \text { B2 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{O} \\ \mathrm{~A} 1 \\ \mathrm{~B} 1 \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { AO } \\ \text { BO } \\ \hline \end{gathered}$ | Set row start and end address <br> A[6:0]: Row start address. Range: 0-127d <br> $\mathrm{B}[6: 0]$ : Row end address. Range: $0-127 \mathrm{~d}$ | $\begin{gathered} 0 \\ 127 \mathrm{~d} \end{gathered}$ |
| Set Re-map | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{gathered} A 0 \\ A[5: 0] \\ B[4] \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \\ & * \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & * \end{aligned}$ | $\begin{gathered} 1 \\ \text { A5 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A4 } \\ \text { B4 } \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ \text { A2 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A1 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { AO } \\ 1 \end{gathered}$ | A[0] = 0; Horizontal Address Increment <br> $\mathrm{A}[0]=1$; Vertical Address Increment <br> A[1] = 0; Disable Column Address remap <br> A[1] = 1; Enable Column Address remap <br> A[2] = 0; Disable Nibble remap <br> $A[2]=1$; Enable Nibble remap <br> A[4] = 0; Scan from COM0 to COM[N-1] <br> A[4] = 1; Scan from COM[N-1] to COMO <br> A[5] = 0; Disable COM split Odd/Even <br> A[5] = 1; Enable COM split Odd/Even <br> $B[4]=0$; Disable Dual COM mode <br> $\mathrm{B}[4]=1$; Enable Dual COM mode <br> Note: $\mathrm{A}[5]$ must be 0 if $\mathrm{B}[4]$ is 1 . | $0$ <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 |
| Set Display Start Line | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{A} 1 \\ \mathrm{~A}[6: 0] \end{gathered}$ | $1$ | $\begin{gathered} 0 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | Set display RAM display start line register from 0-127. | 0 |
| Set Display Offset | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{gathered} A 2 \\ A[6: 0] \end{gathered}$ | $1$ | $\begin{gathered} \hline 0 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A0 } \end{gathered}$ | Set vertical shift by COM from 0~127. | 0 |
| Display Mode | 0 | A4~A7 | 1 | 0 | 1 | 0 | 0 | X2 | X1 | X0 | 0xA4 = Entire display OFF <br> OxA5 = Entire display ON, all pixels Grayscale level 15 <br> 0xA6 = Normal display <br> 0xA7 = Inverse display | 0xA6 |
| Enable Partial Display | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{gathered} \hline A 8 \\ A[6: 0] \\ B[6: 0] \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline 0 \\ \text { A6 } \\ \text { B6 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A5 } \\ \text { B5 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A4 } \\ \text { B4 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A3 } \\ \text { B3 } \end{gathered}$ | $\begin{gathered} \mathrm{O} \\ \mathrm{~A} 2 \\ \mathrm{~B} 2 \end{gathered}$ | $\begin{gathered} 0 \\ \text { A1 } \\ \text { B1 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { AO } \\ \text { BO } \end{gathered}$ | Turns ON partial mode. <br> A[6:0] = Address of start row <br> $B[6: 0]=$ Address of end row ( $B[6: 0]>A[6: 0]$ ) |  |
| Exit Partial Display | 0 | A9 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | Exit Partial Display mode |  |


| Function Selection |  | $\begin{gathered} \hline A B \\ A[0] \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline 1 \\ \text { A0 } \end{gathered}$ | $\begin{aligned} & \hline A[0]=0 \text {; External VDD } \\ & A[0]=1 \text {; Internal VDD regulator } \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set Sleep Mode ON/OFF | 0 | AE~AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X0 | $\begin{aligned} & \text { OXAE = Sleep Mode ON (display OFF) } \\ & \text { OXAF = Sleep Mode OFF (display ON) } \end{aligned}$ |  |
| Set Phase Length | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \text { B1 } \\ \text { A[7:0] } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A7 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | A[3:0] = P1. Phase 1 period of 5-31 DCLK clocks $\mathrm{A}[7: 4]=\mathrm{P} 2$. Phase 2 period of 3-15 DCLK clocks | $\begin{aligned} & 9 \\ & 7 \end{aligned}$ |
| Set Display Clock Divide Ratio / Oscillator Frequency | 0 1 | $\begin{gathered} \text { B3 } \\ \text { A[7:0] } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A7 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { AO } \end{gathered}$ | $\begin{aligned} & \hline A[3: 0]=0000 ; \text { divide by } 1 \\ & A[3: 0]=0001 ; \text { divide by } 2 \\ & A[3: 0]=0010 ; \text { divide by } 4 \\ & A[3: 0]=0011 ; \text { divide by } 8 \\ & A[3: 0]=0100 ; \text { divide by } 16 \\ & A[3: 0]=0101 ; \text { divide by } 32 \\ & A[3: 0]=0110 ; \text { divide by } 64 \\ & A[3: 0]=0111 ; \text { divide by } 128 \\ & A[3: 0]=1000 ; \text { divide by } 256 \\ & A[3: 0]=1001 ; \text { divide by } 512 \\ & A[3: 0]=1010 ; \text { divide by } 1024 \\ & A[3: 0]>=1011 ; \text { invalid } \\ & A[7: 4]=\text { Set the Oscillator Frequency. Frequency increases with the } \\ & \text { value of } A[7: 4] \text {. Range 0000b~1111b. } \\ & \hline \end{aligned}$ | 0 <br> 1100b |
| VSL / Display Enhancement | 0 1 1 | $\begin{gathered} \mathrm{B4} \\ \mathrm{~A}[1: 0] \\ \mathrm{B}[7: 3] \end{gathered}$ | $\begin{gathered} \hline 1 \\ 1 \\ \text { B7 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ 0 \\ \text { B6 } \end{gathered}$ | $\begin{gathered} 1 \\ 1 \\ \text { B5 } \end{gathered}$ | $\begin{gathered} 1 \\ 0 \\ \text { B4 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ 0 \\ \text { B3 } \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \hline 0 \\ \text { A1 } \\ 0 \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A0 } \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{A}[1: 0]=00 \mathrm{~b} \text {; Enable external VSL } \\ & \mathrm{A}[1: 0]=10 \mathrm{~b} \text { Internal VSL } \\ & \mathrm{B}[7: 3]=11111 \mathrm{~b} \text {; Enhanced low GS display quality } \\ & \mathrm{B}[7: 3]=10110 \mathrm{~b} \text {; Normal } \end{aligned}$ | $\begin{gathered} \text { 10b } \\ \text { 10110b } \end{gathered}$ |
| Set GPIO | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \text { B5 } \\ \text { A[3:0] } \end{gathered}$ | $\begin{aligned} & \hline \mathbf{1} \\ & * \end{aligned}$ | $0$ | $\begin{aligned} & \hline \mathbf{1} \\ & * \end{aligned}$ | $\begin{aligned} & \hline \mathbf{1} \\ & * \end{aligned}$ | $\begin{gathered} \hline 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | A $[1: 0]=00 ;$ GPIOO input disabled A $1: 0]=01 ;$ GPIOO input enabled A[1:0] = 10; GPIOO output LOW A $1: 0]=11$; GPIOO output HIGH A[3:2] = 00; GPIO1 input disabled A[3:2] = 01; GPIO1 input enabled A[3:2] = 10; GPIO1 output LOW A[3:2] = 11; GPIO1 output HIGH | 10b 10b |
| Set Second Precharge Period | 0 1 | $\begin{gathered} \mathrm{B} 6 \\ \mathrm{~A}[3: 0] \end{gathered}$ | $1$ | $0$ | $\begin{aligned} & \hline 1 \\ & * \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & * \end{aligned}$ | $\begin{gathered} 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { AO } \end{gathered}$ | Sets the second precharge period $\mathrm{A}[3: 0]=\mathrm{DCLK}$ | 1000b |
| Set Grayscale Table | 0 1 1 1 1 1 | $\begin{gathered} \hline \text { B8 } \\ \text { A1[7:0] } \\ \text { A2[7:0] } \\ . \\ . \\ . \\ \hline \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 }{ }_{7} \\ \text { A2 }{ }_{7} \\ . \\ . \end{gathered}$ | $\begin{gathered} 0 \\ \mathrm{~A} 1_{6} \\ \mathrm{~A} \mathbf{2}_{6} \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 } \\ \text { A2 } \\ \text { } . \\ . \end{gathered}$ | $\begin{gathered} \hline 1 \\ \mathrm{A1}_{4} \\ \mathrm{~A} 2_{4} \\ . \\ . \end{gathered}$ | $\begin{gathered} \hline 1 \\ \mathrm{~A} 1_{3} \\ \mathrm{~A} 2_{3} \end{gathered}$ | $\begin{gathered} \mathrm{O} \\ \mathrm{~A} 1_{2} \\ \mathrm{~A} 2_{2} \end{gathered}$ | $\begin{gathered} \mathrm{O} \\ \mathrm{~A} 1_{1} \\ \mathrm{~A} \mathbf{1}_{1} \end{gathered}$ | $\begin{gathered} \hline \mathbf{0} \\ \mathrm{A} 1_{0} \\ \mathrm{~A} \mathbf{2}_{0} \end{gathered}$ | Sets the gray scale pulse width in units of DCLK. Range 0-180d. <br> A1[7:0] = Gamma Setting for GS1 <br> A2[7:0] = Gamma Setting for GS2 |  |


|  | 1 1 | $\begin{aligned} & \text { A14[7:0] } \\ & \text { A15[7:0] } \end{aligned}$ | $\begin{aligned} & \hline \text { A14 }_{7} \\ & \text { A157 } \end{aligned}$ | $\begin{aligned} & \hline \text { A146 }_{6} \\ & \text { A15 } \end{aligned}$ | $\begin{aligned} & \mathrm{A} 14_{5} \\ & \text { A155 } \end{aligned}$ | $\begin{aligned} & \hline{\mathrm{A} 14_{4}}^{\mathrm{A} 15_{4}} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A14}_{3} \\ & \mathrm{~A} 15^{2} \end{aligned}$ | $\begin{aligned} & \mathrm{A} 14_{2} \\ & \text { A15 }_{2} \end{aligned}$ | $\begin{aligned} & \text { A14 }_{1} \\ & \text { A15 }_{1} \end{aligned}$ | $\begin{aligned} & \hline \text { A140 } \\ & \text { A150 } \end{aligned}$ | A14[7:0] = Gamma Setting for GS14 <br> A15[7:0] = Gamma Setting for GS15 <br> Note: $0<\mathrm{GS} 1<\mathrm{GS} 2<\mathrm{GS} 3$... < GS14 < GS15 <br> The setting must be followed by command $0 \times 00$. |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Select Default Linear Gray Scale Table | 0 | B9 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | Sets Linear Grayscale table <br> GSO pulse width $=0$ <br> GSO pulse width $=0$ <br> GSO pulse width $=8$ <br> GSO pulse width $=16$ <br> GSO pulse width $=104$ <br> GSO pulse width $=112$ |  |
| Set Pre-charge Voltage | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \text { BB } \\ \text { A[4:0] } \end{gathered}$ | $1$ | $0$ | $1$ | $\begin{gathered} \hline 1 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | Set precharge voltage level. $\mathrm{A}[4: 0]=0 \times 00 ; 0.20^{*} \mathrm{VCC}$ $\mathrm{A}[4: 0]=0 \times 3 \mathrm{E} ; 0.60 * \mathrm{VCC}$ | 0x17 |
| Set VCOMH Voltage |  | $\begin{gathered} \mathrm{BE} \\ \mathrm{~A}[3: 0] \end{gathered}$ | $1$ | $0$ | $1$ | $1$ | $\begin{gathered} \hline 1 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { AO } \end{gathered}$ | Sets the VCOMH voltage level $\mathrm{A}[3: 0]=0 \times 00 ; 0.72 * \mathrm{VCC}$ $\mathrm{A}[3: 0]=0 \times 04 ; 0.8^{*} \mathrm{VCC}$ $\mathrm{A}[3: 0]=0 \times 07 ; 0.86^{*} \mathrm{VCC}$ | 0x04 |
| Set Contrast Control | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | $\begin{gathered} \mathrm{C} 1 \\ \mathrm{~A}[7: 0] \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A7 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} \hline 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. | 0x7F |
| Master Contrast Control |  | $\begin{gathered} C 7 \\ \mathrm{~A}[3: 0] \end{gathered}$ | $1$ | $1$ | $0$ | $0$ | $\begin{gathered} 0 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} \hline 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A0 } \end{gathered}$ | A[3:0] $=0 \times 00$; Reduce output for all colors to $1 / 16$ <br> $A[3: 0]=0 \times 01$; Reduce output for all colors to $2 / 16$ <br> $\mathrm{A}[3: 0]=0 \times 0 \mathrm{E}$; Reduce output for all colors to $15 / 16$ <br> $\mathrm{A}[3: 0]=0 \times 0 \mathrm{~F}$; no change | 0xOf |
| Set Multiplex Ratio |  | $\begin{gathered} \hline \text { CA } \\ \mathrm{A}[6: 0] \end{gathered}$ | $\overline{1}$ | $\begin{gathered} \hline 1 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A4 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { A2 } \end{gathered}$ | $\begin{gathered} 1 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 0 \\ \text { AO } \end{gathered}$ | Set MUX ratio to $\mathrm{N}+1$ MUX $\mathrm{N}=\mathrm{A}[6: 0]$; from 16MUX to 128MUX ( 0 to 14 are invalid) | 127d |
| Set Command Lock | 0 1 | $\begin{gathered} \mathrm{FD} \\ \mathrm{~A}[2] \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ \text { A2 } \end{gathered}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | A[2] = 0; Unlock OLED to enable commands <br> $\mathrm{A}[2]=1$; Lock OLED from entering commands | 0x12 |

For detailed instruction information, view full SSD1322 datasheet here (pages 32-47):
http://www.newhavendisplay.com/app notes/SSD1322.pdf

## MPU Interface

## 6800-MPU Parallel Interface

The parallel interface consists of 8 bi-directional data pins, R/W, D/C, E, and /CS.
A LOW on R/W indicates write operation, and HIGH on R/W indicates read operation.
A LOW on D/C indicates "Command" read or write, and HIGH on D/C indicates "Data" read or write.
The E input serves as data latch signal, while /CS is LOW. Data is latched at the falling edge of E signal.

| Function | E | R/W | /CS | D/C |
| :--- | :---: | :---: | :---: | :---: |
| Write Command | $\downarrow$ | 0 | 0 | 0 |
| Read Status | $\downarrow$ | 1 | 0 | 0 |
| Write Data | $\downarrow$ | 0 | 0 | 1 |
| Read Data | $\downarrow$ | 1 | 0 | 1 |


| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | Address Setup Time | 10 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 7 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHR}}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 140 | ns |
| PW ${ }_{\text {CSL }}$ | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | $\begin{aligned} & 120 \\ & 60 \\ & \hline \end{aligned}$ | - | - | ns |
| PW ${ }_{\text {CSH }}$ | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | $\begin{aligned} & 60 \\ & 60 \\ & \hline \end{aligned}$ | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |



## NEWHAVEN DISPLAY

I N T ER N A T I O N A L

## 8080-MPU Parallel Interface

The parallel interface consists of 8 bi-directional data pins, /RD, /WR, D/C, and /CS.
A LOW on D/C indicates "Command" read or write, and HIGH on D/C indicates "Data" read or write.
A rising edge of /RS input serves as a data read latch signal while /CS is LOW.
A rising edge of /WR input serves as a data/command write latch signal while /CS is LOW.

| Function | /RD | /WR | /CS | D/C |
| :--- | :---: | :---: | :---: | :---: |
| Write Command | 1 | $\uparrow$ | 0 | 0 |
| Read Status | $\uparrow$ | 1 | 0 | 0 |
| Write Data | 1 | $\uparrow$ | 0 | 1 |
| Read Data | $\uparrow$ | 1 | 0 | 1 |

$\left(\mathrm{V}_{\text {DD }}-\mathrm{V}_{\mathrm{SS}}=2.4\right.$ to $\left.2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CI}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 10 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 7 | - | - | ns |
| $\mathrm{t}_{\text {DHR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {OH }}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 140 | ns |
| $\mathrm{t}_{\text {pWLR }}$ | Read Low Time | 150 | - | - | ns |
| $\mathrm{t}_{\text {pWLW }}$ | Write Low Time | 60 | - | - | ns |
| $\mathrm{t}_{\text {pWHR }}$ | Read High Time | 60 | - | - | ns |
| $\mathrm{t}_{\text {pWHW }}$ | Write High Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip select setup time | 0 | - | - | ns |
| $\mathrm{t}_{\text {CSH }}$ | Chip select hold time to read signal | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSF}}$ | Chip select hold time | 20 | - | - | ns |


$\| N T \in R \mathbb{N}$ A $T \| O \mathbb{N}$ A L

## Serial Interface (4-wire)

The 4-wire serial interface consists of Serial Clock (SCLK), Serial Data (SDIN), Data/Command (D/C), and Chip Select (/CS). D0 acts as SCLK and D1 acts as SDIN. D2 must be left as a No Connect D3~D7, E, and R/W should be connected to GND.

| Function | /RD | /WR | /CS | D/C | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Write Command | Tie LOW | Tie LOW | 0 | 0 | $\uparrow$ |
| Write Data | Tie LOW | Tie LOW | 0 | 1 | $\uparrow$ |

$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.4\right.$ to $\left.2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CI}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cvcle }}$ | Clock Cycle Time | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {CSS }}$ | Chip Select Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip Select Hold Time | 10 | - | - | ns |
| $\mathrm{t}_{\mathrm{DSW}}$ | Write Data Setup Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{DHW}}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKL}}$ | Clock Low Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKH}}$ | Clock High Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |



SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6,...D0. D/C is sampled on every eighth clock and the data byte in the shift register is written to the GDDRAM or command register in the same clock.
Note: Read functionality is not available in serial mode.

## NEWHAVEN DISPLAY

I N T ER N A T I O N A L

## Serial Interface (3-wire)

The 3-wire serial interface consists of Serial Clock (SCLK), Serial Data In (SDIN), and Chip Select (/CS). DO acts as SCLK and D1 acts as SDIN. D2 must be left as a No Connect.
D3~D7, E, R/W, and D/C should be connected to Ground.

| Function | /RD | /WR | /CS | D/C | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Write Command | Tie LOW | Tie LOW | 0 | Tie LOW | $\uparrow$ |
| Write Data | Tie LOW | Tie LOW | 0 | Tie LOW | $\uparrow$ |

$\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=2.4\right.$ to $\left.2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDIO}}=1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CI}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {CSS }}$ | Chip Select Setup Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip Select Hold Time | 10 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\mathrm{CLKI}}$ | Clock Low Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Clock High Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | - | - | 15 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |



SDIN is shifted into an 9-bit shift register on every rising edge of SCLK in the order of D/C, D7, D6,...D0. $D / C$ (first bit of the sequential data) will determine if the following data byte is written to the Display Data RAM $(D / C=1)$ or the command register ( $D / C=0$ ).
Note: Read functionality is not available in serial mode.
For detailed timing information for each interface mode, view full SSD1322 datasheet here (pages 50-54): http://www.newhavendisplay.com/app notes/SSD1322.pdf

## Recommended Initialization

```
void NHD12864WDY3_Init(void){
    digitalWrite(RES, LOW);
    delayUS(200);
    digitalWrite(RES, HIGH);
    delayUS(200);
    writeCommand(0xAE);
    writeCommand(0xB3);
    writeData(0x91);
    writeCommand(0xCA);
    writeData(0x3F);
    writeCommand(0xA2);
    writeData(0x00);
    writeCommand(0xAB);
    writeData(0x01);
    writeCommand(0xA0);
    writeData(0x16);
    writeData(0x11);
    writeCommand(0xC7);
    writeData(0xOF);
    writeCommand(0xC1)
    writeData(0x9F);
    writeCommand(0xB1);
    writeData(0xF2);
    writeCommand(0xBB);
    writeData(0x1F);
    writeCommand(0xB4);
    writeData(0xA0);
    writeData(0xFD);
    writeCommand(0xBE);
    writeData(0x04);
    writeCommand(0xA6);
    writeCommand(0xAF);
}
```

//pull /RES (pin \#16) low
//keep /RES low for minimum 200 s
//pull /RES high
//wait minimum $200 \mu$ s before sending commands
//display OFF
//set CLK div. \& OSC freq.
//set MUX ratio
//set offset
//function selection
//set re-map
//master contrast current
//set contrast current
//set phase length
//set pre-charge voltage
//set VSL
//set VCOMH
//set display mode
//display ON

## NEWHAVEN DISPLAY

| N T E R N A T | O N A L

## Example Software Routines

```
void setColumn(unsigned char xStart, unsigned char xEnd){
    writeCommand(0x15); //set column (x-axis) start/end address
    writeData(xStart); //column start; 28 is left-most column
    writeData(xEnd); //column end; 91 is right-most column
}
void setRow(unsigned char yStart, unsigned char yEnd){
    writeCommand(0x75); //set row (y-axis) start/end address
    writeData(yStart); //row start; 0 is top row
    writeData(yEnd); //row end; 63 is bottom row
}
void clearDisplay(void){
    unsigned int i;
    setColumn(28,91); //set column (x-axis) start/end address
    setRow(0,63); //set row (y-axis) start/end address
    writeRAM(); //single byte command (0x5C) to initiate pixel data write to GDDRAM;
    for(i=0;i<4096;i++){ // ((91-28)+1)*((63-0)+1)
        writeData(0x00);
        writeData(0x00);
    }
}
void write2Pixels(unsigned char xPos, unsigned char yPos, unsigned char pixel1, unsigned char pixel2){
    if(pixel1>=1) pixel1 = 0xFF; //set 1st pixel value to ON
    else pixel1 = 0x00; //set 1st pixel value to OFF
    if(pixel2>=1) pixel2 = 0xFF; //set 2nd pixel value to ON
    else pixel2 = 0x00; //set 2nd pixel value to OFF
    if(xPos>127) xPos = 127; //boundary check (MIN xPos = 0, MAX xPos = 127)
    xPos =xPos/2; //account for GDDRAM address mapping
    xPos+=28; //account for GDDRAM address mapping
    if(yPos>63) yPos = 63; //boundary check (MIN yPos = 0, MAX yPos =63)
    setColumn(xPos,xPos); //set column (x-axis) start/end address
    setRow(yPos,yPos); //set row (y-axis) start/end address
    writeRAM(); //single byte command (0x5C) to initiate pixel data write to GDDRAM;
    writeData(pixel1); //write 1st of 2 pixels to the display
    writeData(pixel2); //write 2nd of 2 pixels to the display
}
void displayArray12864(const unsigned char arr[]){ //display 128x64 monochrome bitmap, horizontal pixel arrangement, 8-pixels per byte
    unsigned int i, j;
    setColumn(28,91); //set column (x-axis) start/end address
    setRow(0,63); //set row (y-axis) start/end address
    writeRAM(); //single byte command (0x5C) to initiate pixel data write to GDDRAM;
    for(i=0;i<1024;i++){ //translate each byte/bit into pixel data
        for(j=0;j<8;j++){
        if(((arr[i]<<j)&0x80)==0x80){
            writeData(0xFF);
        }
        else{
            writeData(0x00);
        }
    }
    }
}
```


## Quality Information

| Test Item | Content of Test | Test Condition | Note |
| :---: | :---: | :---: | :---: |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | $+85^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | 2 |
| Low Temperature storage | Endurance test applying the low storage temperature for a long time. | $-40^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | 1,2 |
| High Temperature Operation | Endurance test applying the electric stress (voltage \& current) and the high thermal stress for a long time. | $+85^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | 2 |
| Low Temperature Operation | Endurance test applying the electric stress (voltage \& current) and the low thermal stress for a long time. | $-40^{\circ} \mathrm{C}, 240 \mathrm{hrs}$ | 1,2 |
| High Temperature / Humidity Storage | Endurance test applying the electric stress (voltage \& current) and the high thermal with high humidity stress for a long time. | $+60^{\circ} \mathrm{C}, 90 \% \mathrm{RH}, 240 \mathrm{hrs}$ | 1,2 |
| Thermal Shock resistance | Endurance test applying the electric stress (voltage \& current) during a cycle of low and high thermal stress. | $\begin{aligned} & -40^{\circ} \mathrm{C}, 30 \mathrm{~min}->+25^{\circ} \mathrm{C}, 5 \mathrm{~min}-> \\ & +85^{\circ} \mathrm{C}, 30 \mathrm{~min}=1 \mathrm{cycle} \\ & 100 \text { cycles } \end{aligned}$ |  |
| Vibration test | Endurance test applying vibration to simulate transportation and use. | $10-22 \mathrm{~Hz}, 15 \mathrm{~mm}$ amplitude. $22-500 \mathrm{~Hz}, 1.5 \mathrm{G}$ <br> 30min in each of 3 directions $X, Y, Z$ | 3 |
| Atmospheric Pressure Test | Test the endurance of the display by applying atmospheric pressure to simulate transportation by air. | 115mbar, 40hrs | 3 |
| Static electricity test | Endurance test applying electric static discharge. | Air: $\pm 8 \mathrm{KV} ; 300 \Omega, 150 \mathrm{pF}$ |  |
|  |  | Contact: $\pm 4 \mathrm{KV} ; 300 \Omega, 150 \mathrm{pF}$ |  |

Note 1: No condensation to be observed.
Note 2: Conducted after 2 hours of storage at $25^{\circ} \mathrm{C}, 0 \% \mathrm{RH}$.
Note 3: Test performed on product itself, not inside a container.

## Evaluation Criteria:

1: Display is fully functional during operational tests and after all tests, at room temperature.
2: No observable defects.
3: Luminance $>50 \%$ of initial value.
4: Current consumption within $50 \%$ of initial value

