

1.5 Ω On Resistance, ±15 V/12 V/±5 V, *i*CMOS, Dual SPDT Switch

Data Sheet ADG1436

FEATURES

1.5 Ω on resistance
0.3 Ω on-resistance flatness
0.1 Ω on-resistance match between channels
Continuous current per channel
LFCSP package: up to 400 mA
TSSOP package: up to 260 mA
Fully specified at +12 V, ±15 V, and ±5 V
No V_L supply required
3 V logic-compatible inputs

3 V logic-compatible inputs
Rail-to-rail operation
16-load TSSOP and 4 mm × 4

16-lead TSSOP and 4 mm × 4 mm, 16-lead LFCSP packages

APPLICATIONS


Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio signal routing
Communication systems
Relay replacement

GENERAL DESCRIPTION


The ADG1436 is a monolithic CMOS device containing two independently selectable SPDT switches. An EN input on the LFCSP package enables or disable the device. When disabled, all channels are switched off. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-beforemake switching action for use in multiplexer applications.

The ADG1436 is designed on an *i*CMOS* process. *i*CMOS (industrial-CMOS) is a modular manufacturing process combining high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A ONE-INPUT LOGIC.



SWITCHES SHOWN FOR A ONE-INPUT LOGIC.

Figure 2. LFCSP Package

CMOS processes, *i*CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals. *i*CMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

PRODUCT HIGHLIGHTS

- 1. 2.6Ω maximum on resistance over temperature.
- 2. Minimum distortion.
- 3. Ultralow power dissipation: $<0.03 \mu W$.
- 4. 16-lead TSSOP and 16-lead 4 mm × 4 mm LFCSP packages.

Rev. B

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or othe
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

ADG1436* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Evaluation Kits <a> □

 Evaluation Board for 16 lead TSSOP Devices in the Switch/ Mux Portfolio

Documentation <a>□

Application Notes

• AN-1024: How to Calculate the Settling Time and Sampling Rate of a Multiplexer

Data Sheet

 ADG1436: 1.5 Ω On Resistance, ±15 V/12 V/±5 V, iCMOS, Dual SPDT Switch Data Sheet

User Guides

• UG-945: Evaluation Board for 16-Lead TSSOP Devices in the Switches and Multiplexers Portfolio

Reference Materials

Informational

• iCMOS Technology Enabling the +/-10V World

Product Selection Guide

· Switches and Multiplexers Product Selection Guide

Design Resources

- · ADG1436 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

Discussions 4

View all ADG1436 EngineerZone Discussions

Visit the product page to see pricing options

Technical Support -

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

7/2008—Revision 0: Initial Version

Continuous Current per Channel	6
Absolute Maximum Ratings	7
ESD Caution	7
Pin Configurations and Function Descriptions	8
Truth Table For Switches	8
Typical Performance Characteristics	9
Terminology	12
Test Circuits	13
Outline Dimensions	16
Ordering Guide	16

SPECIFICATIONS

15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V _{DD} to V _{SS}	V	
On Resistance (R _{ON})	1.5			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$; see Figure 23
	1.8	2.3	2.6	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match	0.1			Ωtyp	$V_S = \pm 10 \text{ V, } I_S = -10 \text{ mA}$
Between Channels (ΔR _{ON})				1 ''	, ,
	0.18	0.19	0.21	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.28			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.36	0.4	0.45	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.04			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 24}$
	±0.55	±2	±12.5	nA max	
Drain Off Leakage, I _D (Off)	±0.04			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 24}$
3., - (. ,	±0.55	±2	±12.5	nA max	
Channel On Leakage, ID, IS (On)	±0.1			nA typ	$V_S = V_D = \pm 10 \text{ V}$; see Figure 25
	±2	±4	±35	nA max	
DIGITAL INPUTS	 			1	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005		0.0	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
input current, tine of tinh	0.003		±0.1	μA max	VIN — VGND OI VDD
Digital Input Capacitance, C _{IN}	3.5		10.1	pF typ	
DYNAMIC CHARACTERISTICS ¹	3.5			рг сур	
Transition Time, t _{TRANSITION}	125			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, Cransition	170	215	245	ns max	$V_S = +10 \text{ V}$; see Figure 30
t _{on} (EN)	95	213	243		$R_L = 300 \Omega$, $C_L = 35 pF$
CON (EIV)	120	140	155	ns typ	$V_S = 10 \text{ V}$; see Figure 30
+ (ENI)	105	140	155	ns max	$V_S = 10 \text{ V}$; see Figure 30 $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
toff (EN)		150	170	ns typ	•
Ducals Defense Malso Times Deless &	130	150	170	ns max	$V_S = 10 \text{ V}$; see Figure 30
Break-Before-Make Time Delay, t _{BBM}	20		10	ns typ	$R_L = 300 \Omega, C_L = 35 \text{pF}$
Channel Indiantian	20		10	ns min	$V_{51} = V_{52} = +10 \text{ V}$; see Figure 31
Charge Injection	-20			pC typ	$V_s = 0 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
Off Isolation	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27
Total Harmonic Distortion + Noise	0.011			% typ	R_L = 110 Ω, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 29
–3 dB Bandwidth	110			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 28
Insertion Loss	-0.18			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Cs (Off)	23			pF typ	f = 1 MHz, V _S = 0 V
C _D (Off)	50			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
C _D , C _S (On)	120			pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
POWER REQUIREMENTS	1			F: 47F	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
IDD	0.001			μA typ	Digital Inputs = 0 V or V _{DD}
-55	3.001		1	μA max	
I _{DD}	170		1	μΑ typ	Digital Input = 5 V
.00	''		285	μΑ typ	2.g.tal inpact 3 t
Iss	0.001		203	μΑτιιαχ μΑ typ	Digital Inputs = 0 V , 5 V , or V_{DD}
133	0.001		1.0	μΑ typ μΑ max	Digital Inpats = 0 v, 5 v, or voo
V _{DD} /V _{SS}				V min/max	GND = 0 V
עטט v SS			±4.5/±16.5	v min/max	עווט = U V

¹ Guaranteed by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V ± 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	2.8			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure } 23$
	3.5	4.3	4.8	Ω max	$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match	0.13			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
Between Channels (ΔR _{ON})				71	
	0.21	0.23	0.25	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.6			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	1.1	1.2	1.3	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.04			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
3, ,	±0.55	±2	±12.5	nA max	
Drain Off Leakage, I _D (Off)	±0.04			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
3,72(3,7	±0.55	±2	±12.5	nA max	
Channel On Leakage, ID, Is (On)	±0.1			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$; see Figure 25
2.1.2	±1	±4	±35	nA max	
DIGITAL INPUTS				1	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, Inc or Inh	0.001		0.0	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
Input current, find of finh	0.001		±0.1	μA max	VIN — VGND OI VDD
Digital Input Capacitance, C _{IN}	3.5		20.1	pF typ	
DYNAMIC CHARACTERISTICS ¹	3.3			pi typ	
Transition Time, transition	200			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, transition	270	320	350	ns max	$V_s = 8 \text{ V}$; see Figure 30
ton (EN)	175	320	330		$R_L = 300 \Omega$, $C_L = 35 pF$
CON (LIV)	235	280	310	ns typ ns max	$V_s = 8 \text{ V}$; see Figure 30
t _{OFF} (EN)	105	280	310		$R_L = 300 \Omega$, $C_L = 35 pF$
toff (LIV)	145	175	195	ns typ ns max	$V_s = 8 \text{ V}$; see Figure 30
Break-Before-Make Time Delay, t _{BBM}	70	1/3	193	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
break-before-make fille belay, t _{BBM}	/0		10	ns min	$V_{S1} = V_{S2} = 8 \text{ V}; \text{ see Figure 31}$
Chargo Injection	30		10		$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 33
Charge Injection				pC typ	
Off Isolation	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26;
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27
-3 dB Bandwidth	78			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 28
Insertion Loss	-0.3			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Cs (Off)	40			pF typ	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$
C _D (Off)	80			pF typ	$f = 1 MHz$, $V_S = 6 V$
C_D, C_S (On)	140			pF typ	$f = 1 MHz$, $V_S = 6 V$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
I _{DD}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
			1.0	μA max	
I_{DD}	170			μA typ	Digital inputs = 5 V
			285	μA max	3 · F···
$V_{ extsf{DD}}$			5/16.5	V min/max	$GND = 0 V, V_{SS} = 0 V$

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design, not subject to production test.

5 V DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = –5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V _{DD} to V _{SS}	V	
On Resistance (R _{ON})	3.3			Ωtyp	$V_s = \pm 4.5 \text{ V, } I_s = -10 \text{ mA; see Figure 23}$
	4	4.9	5.4	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match	0.13			Ωtyp	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$
Between Channels (ΔR _{ON})				/	
	0.22	0.23	0.25	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.9			Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	1.1	1.24	1.31	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.03			nA typ	$V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V}; \text{ see Figure 24}$
3,7,4,7	±0.2	±1	±12 E		$V_S = \pm 4.5 \text{ V}, V_D = +4.5 \text{ V}, \text{ see Figure 24}$
Durin Off Lanks and L (Off)		±1	±12.5	nA max	
Drain Off Leakage, I _D (Off)	±0.03			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 24}$
	±0.2	±1	±12.5	nA max	
Channel On Leakage, I _D , I _S (On)	±0.05			nA typ	$V_S = V_D = \pm 4.5V$; see Figure 25
	±0.25	±1.5	±35	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.001			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
·			±0.1	μA max	
Digital Input Capacitance, C _{IN}	3.5			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, transition	310			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	445	510	565	ns max	$V_s = 3 \text{ V}$; see Figure 30
t _{on} (EN)	255			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
2014 (2.3)	355	415	460	ns max	$V_s = 3 \text{ V}$; see Figure 30
t _{off} (EN)	215	113	100	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
COFF (LIV)	305	355	400	ns max	$V_s = 3 \text{ V}$; see Figure 30
Break-Before-Make Time Delay, t _{BBM}	80		400	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
bleak-before-Make Time Delay, t _{BBM}	80		10	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$; see Figure 31
Chargo Injection	30		10		_
Charge Injection Off Isolation				pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 33}$
	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 27
Total Harmonic Distortion + Noise	0.03			% typ	R_L = 110 Ω, 2.5 V pp, f = 20 Hz to 20 kHz; see
–3 dB Bandwidth	85			MHz typ	Figure 29 $R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 28
				dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 28 $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Insertion Loss	-0.28				,
C _s (Off)	33			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C _D (Off)	65			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
C _D , C _S (On)	145			pF typ	$V_S = 0 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I _{DD}	0.001			μA typ	Digital inputs = 0 V or V _{DD}
			1.0	μA max	
I _{SS}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
			1.0	μA max	
V_{DD}/V_{SS}			±4.5/±16.5	V min/max	GND = 0 V

¹ Guaranteed by design, not subject to production test.

CONTINUOUS CURRENT PER CHANNEL

Table 4.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
CONTINUOUS CURRENT PER CHANNEL ¹					
15 V Dual Supply					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
ADG1436 TSSOP	260	170	100	mA max	
ADG1436 LFCSP	400	250	120	mA max	
12 V Single Supply					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
ADG1436 TSSOP	240	160	100	mA max	
ADG1436 LFCSP	350	240	120	mA max	
5 V Dual Supply					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
ADG1436 TSSOP	240	160	100	mA max	
ADG1436 LFCSP	300	240	120	mA max	

 $^{^{\}rm 1}\,\mbox{Guaranteed}$ by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 5.

Table 3.	
Parameter	Ratings
V _{DD} to V _{SS}	35 V
V_{DD} to GND	−0.3 V to +25 V
V_{SS} to GND	+0.3 V to −25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs ¹	$GND - 0.3 V$ to $V_{DD} + 0.3 V$ or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current per Channel, S or D ²	Data + 15%
Operating Temperature Range	
Automotive (Y Version)	–40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
16-Lead TSSOP, 0 _{JA} Thermal Impedance (4-Layer Board)	112°C/W
16-Lead LFCSP, θ _{JA} Thermal Impedance	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

¹ Over voltages at IN, S, and D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² See data given in Table 4.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3.TSSOP Pin Configuration



NOTES
1. EXPOSED PAD TIED TO SUBSTRATE, V_{SS}.
2. NC = NO CONNECT.

Figure 4. LFCSP Pin Configuration

Table 6. Pin Function Descriptions

Pin	No.			
TSSOP	LFCSP	Mnemonic	Function	
1	15	IN1	Logic Control Input.	
2	16	S1A	Source Terminal. Can be an input or output.	
3	1	D1	Drain Terminal. Can be an input or output.	
4	2	S1B	Source Terminal. Can be an input or output.	
5	3	Vss	Most Negative Power Supply Potential.	
6	4	GND	Ground (0 V) Reference.	
7, 8, 14 to 16	5, 7, 13, 14	NC	No Connect.	
9	6	IN2	Logic Control Input.	
10	8	S2A	Source Terminal. Can be an input or output.	
11	9	D2	Drain Terminal. Can be an input or output.	
12	10	S2B	Source Terminal. Can be an input or output.	
13	11	V_{DD}	Most Positive Power Supply Potential.	
N/A	12	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, INx logic inputs determine the on switches.	

TRUTH TABLE FOR SWITCHES

Table 7. ADG1436 TSSOP Truth Table

INx	SxA	SxB
0	Off	On
1	On	Off

Table 8. ADG1436 LFCSP Truth Table

EN	INx	SxA	SxB
0	X	Off	Off
1	0	Off	On
1	1	On	Off

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance vs. V_D or V_S , Dual Supply




Figure 6. On Resistance vs. V_D or V_S , Dual Supply




Figure 7. On Resistance vs. V_D or V_S , Single Supply




Figure 8. On Resistance vs. V_D or V_S for Different Temperatures, 15 V Dual Supply




Figure 9. On Resistance vs. V_D or V_S for Different Temperatures, 5 V Dual Supply




Figure 10. On Resistance vs. V_D or V_S for Different Temperatures, Single Supply




Figure 11. Leakage Currents vs. Temperature, 15 V Dual Supply




Figure 12. Leakage Currents vs. Temperature, 5 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. t_{TRANSITION} Time vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. ACPSRR vs. Frequency




Figure 21. THD + N vs. Frequency, 15 V Dual Supply




Figure 22. THD + N vs. Frequency, 5 V Dual Supply

TERMINOLOGY

 I_{DD}

The positive supply current.

 I_{SS}

The negative supply current.

 V_D, V_S

The analog voltage on Terminal D and Terminal S.

R_{ON}

The ohmic resistance between Terminal D and Terminal S.

 $\mathbf{R}_{\text{FLAT(ON)}}$

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

I_D (Off)

The drain leakage current with the switch off.

 I_D , I_S (On)

The channel leakage current with the switch on.

 V_{INI}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

 I_{INL} , I_{INH}

The input current of the digital input.

Cs (Off)

The off-switch source capacitance, which is measured with reference to ground.

C_D (Off)

The off-switch drain capacitance, which is measured with reference to ground.

C_D , C_S (On)

The on-switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

tTRANSITION

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

TEST CIRCUITS




Figure 23. On Resistance





Figure 24. Off Leakage



0.1μF

0.1μF

NETWORK

ANALYZER

50Ω

V_{IN}

OFF ISOLATION = 20 log V_{OUT}

Figure 26. Off Isolation




Figure 27. Channel-to-Channel Crosstalk




Figure 28. Bandwidth




Figure 29. THD + Noise




Figure 30. Switching Times




Figure 31. Break-Before-Make Time Delay





Figure 33. Charge Injection

 $Q_{INJ} = C_L \times \Delta V_{OUT}$

06817-029

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 34. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters




Figure 35. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-26) Dimensions shown in millimeters

ORDERING GUIDE

ONDENING GOIDE			
Model ¹	Temperature Range	Package Description	Package Option
ADG1436YRUZ	−40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1436YRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1436YCPZ-REEL	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26
ADG1436YCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-26

¹ Z = RoHS Compliant Part.



www.analog.com