

SN74AHCT1G32-Q1 Single 2-Input Positive-OR Gate

1 Features

- **Qualified for Automotive Applications**
- Operating Range of 4.5 V to 5.5 V ٠
- Max t_{pd} of 9.5 ns at 5 V •
- Low Power Consumption, 20-µA Max I_{CC} ٠
- Output Drive of ±8-mA at 5 V
- Inputs are TTL-Voltage Compatible •

2 Description

The SN74AHCT1G32-Q1 device is a single 2-input positive-OR gate. The device performs the Boolean function $Y = A + B \text{ or } Y = \overline{A \cdot B}$ in positive logic.

Packaging	Information
i ackaging	mormation

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)				
SN74AHCT1G32-Q1	SOT (SOT-23) - DBV	2.90 mm x 1.60 mm				
SW/4AHO11032-Q1	SOT (SC-70) – DCK	2.00 mm x 1.30 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.





Table of Contents

1 Features	1
2 Description	1
3 Revision History	. 2
4 Pin Configuration and Functions	.3
5 Specifications	.4
5.1 Absolute Maximum Ratings	.4
5.2 ESD Ratings	. 4
5.3 Recommended Operating Conditions	.4
5.4 Electrical Characteristics	5
5.5 Switching Characteristics	.5
5.6 Operating Characteristics	. 5
6 Parameter Measurement Information	.6
7 Detailed Description	.7
7.1 Overview	.7
7.2 Functional Block Diagram	.7


7.3 Feature Description	. 7
7.4 Device Functional Modes	
8 Power Supply Recommendations	7
9 Layout	7
9.1 Layout Guidelines	. 7
9.2 Layout Example	8
10 Device and Documentation Support	9
10.1 Receiving Notification of Documentation Updates	9
10.2 Support Resources	. 9
10.3 Trademarks	. 9
10.4 Electrostatic Discharge Caution	9
10.5 Glossary	9
11 Mechanical, Packaging, and Orderable	
Information	. 9

3 Revision History

CI	hanges from Revision * () to Revision C (November 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the document to re	eflect
	modern data sheet standards	1



4 Pin Configuration and Functions





5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range		-0.5	7	V
Vo	Output voltage9 range		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V_{O} < 0 or V_{O} > V_{CC}		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
0	Package thermal impedance	DBV package		206	°C/W
θ _{JA}	Fachage mermai impedance	DCK package		252	0/11
T _{stg}	Storage temperature range		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

Note: The input and output voltage ratings may be exceeded if the input and output current ratings are observed. The package thermal impedance is calculated in accordance with JESD 51-7.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾	2000	
V _(ESD)	Electrostatic discharge	Charged-Device Model (C5), per AEC Q100-011 , all pins	1000	V
		Machine Model (M3)	200	

(1) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
Vo	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δv	Input transition rise or fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).



5.4 Electrical Characteristics

	PARAMETER			٦	= 25°0	;	–40° 85°		-40° 125		UNIT
		CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High level output voltage	I _{OH} = –50 μA	4.5 V	4.4	4.5		4.4		4.4		v
V OH	nigh level output voltage	I _{OH} =8 mA	4.5 V	3.94			3.8		3.7		v
Ve	Low level output voltage	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
V _{OL}	Low level output voltage	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.52	v
I	Input leakage current	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μA
Icc	Supply current	$V_{I} = V_{CC}$ or $I_{O} = 0$ GND,	5.5 V			1		10		20	μA
ΔI_{CC} ⁽¹⁾	Supply-current change	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35		1.5		1.65	mA
Ci	Input Capacitance	$V_I = V_{CC}$ or GND	5 V		2	10		10		10	pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC} .

5.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 6-1)

PARAMETER	FROM	то	LOAD	T	, = 25°C		–40°C to	o 85°C	-40°C to 1	25°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	v	C ₁ = 15 pF		5	6.9	1	8		9.5	ns
t _{PHL}			0 <u>[</u> = 15 pr		5	6.9	1	8		9.5	115
t _{PLH}	A or B	v	C ₁ = 50 pF		5.5	7.9	1	9		10.5	ns
t _{PHL}			0 30 pi		5.5	7.9	1	9		10.5	

5.6 Operating Characteristics


 V_{CC} = 5 V, T_{A} = 25°C

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	11.5	pF



6 Parameter Measurement Information





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω , t_r ≤ 3 ns, t_f ≤ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

The SN74AHCT1G32 device is a single 2-input positive-OR gate. The device performs the Boolean function $Y = A + B \text{ or } Y = \overline{A \cdot B}$ in positive logic.

The device has TTL inputs that allow up translation from 3.3 V to 5 V. The inputs are high impedance when V_{CC} = 0 V.

7.2 Functional Block Diagram



Figure 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

- Slow rise and fall time on outputs allow for low noise outputs.
- TTL inputs Allows up translation from 3.3 V to 5 V

7.4 Device Functional Modes

INPU	TS ⁽¹⁾	OUTPUT ⁽²⁾
Α	В	Y
Н	Х	Н
х	Н	н
L	L	L
(1) Ц –		

Table 7-1. Function Table

 H = High Voltage Level, L = Low Voltage Level, X = Don't Care

(2) H = Driving High, L = Driving Low, Z = High Impedance State

8 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9 Layout

9.1 Layout Guidelines


When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.


Specified in Figure 9-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part



is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

9.2 Layout Example







10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CAHCT1G32QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B32U	Samples
CAHCT1G32QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BGU	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN74AHCT1G32-Q1 :

• Catalog : SN74AHCT1G32

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


www.ti.com

Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAHCT1G32QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
CAHCT1G32QDCKRQ1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

2-Nov-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAHCT1G32QDBVRQ1	SOT-23	DBV	5	3000	200.0	183.0	25.0
CAHCT1G32QDCKRQ1	SC70	DCK	5	3000	200.0	183.0	25.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated