## Data Sheet

## FEATURES

Low on resistance: $0.8 \Omega$ maximum at $125^{\circ} \mathrm{C}$
$0.25 \Omega$ maximum on resistance flatness
1.8 V to 5.5 V single supply

200 mA current carrying capability
Automotive temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Rail-to-rail operation
6-lead SOT-23, 8-lead MSOP, and 6-ball WLCSP packages
Fast switching times
Typical power consumption (<0.01 $\boldsymbol{\mu W}$ )
TTL-/CMOS-compatible inputs
Pin compatible with the ADG719

## APPLICATIONS

## Power routing

Battery-powered systems
Communication systems
Data acquisition systems
Cellular phones
Modems
PCMCIA cards
Hard drives
Relay replacement

## GENERAL DESCRIPTION

The ADG819 is a monolithic, CMOS, single-pole, double-throw (SPDT) switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG819 ideal for battery-powered, portable instruments.
Each switch of the ADG819 conducts equally well in both directions when on. The ADG819 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels.

The ADG819 is available in a 6-lead SOT-23 package, an 8-lead MSOP package, and in a 6-ball WLCSP package. This chip occupies only a $1.14 \mathrm{~mm} \times 2.18 \mathrm{~mm}$ area, making it the ideal candidate for space-constrained applications.

FUNCTIONAL BLOCK DIAGRAM


Figure 1.

## PRODUCT HIGHLIGHTS

1. Very low on resistance, $0.5 \Omega$ typical.
2. 1.8 V to 5.5 V single-supply operation.
3. High current carrying capability.
4. Tiny 6-lead SOT-23, 8-lead MSOP, and 6-ball, $1.14 \mathrm{~mm} \times$ 2.18 mm WLCSP packages.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADG819* PRODUCT PAGE QUICK LINKS

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- Evaluation Board for 6 lead SOT23 Devices in the Switches/Multiplexers Portfolio


## DOCUMENTATION

## Application Notes

- AN-617: MicroCSP Wafer Level Chip Scale Package


## Data Sheet

- ADG819: $0.5 \Omega, C M O S, 1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, 2: 1 \mathrm{Mux} / \mathrm{SPDT}$ Switch Datasheet


## User Guides

- UG-948: Evaluation Board for 6-Lead SOT-23 Devices in the Switches and Multiplexers Portfolio

TOOLS AND SIMULATIONS

- ADG819 SPICE Macro Model


## REFERENCE DESIGNS

- CN0363


## REFERENCE MATERIALS

Product Selection Guide

- Switches and Multiplexers Product Selection Guide


## Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones


## DESIGN RESOURCES

- ADG819 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADG819 EngineerZone Discussions.

## SAMPLE AND BUY $\square$

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## ADG819* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- Evaluation Board for 6 lead SOT23 Devices in the Switches/Multiplexers Portfolio


## DOCUMENTATION

## Application Notes

- AN-617: MicroCSP Wafer Level Chip Scale Package


## Data Sheet

- ADG819: $0.5 \Omega, C M O S, 1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, 2: 1 \mathrm{Mux} /$ SPDT Switch Datasheet


## User Guides

- UG-948: Evaluation Board for 6-Lead SOT-23 Devices in the Switches and Multiplexers Portfolio

TOOLS AND SIMULATIONS

- ADG819 SPICE Macro Model


## REFERENCE DESIGNS

- CN0363


## REFERENCE MATERIALS

Product Selection Guide

- Switches and Multiplexers Product Selection Guide


## Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones


## DESIGN RESOURCES

- ADG819 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADG819 EngineerZone Discussions.

## SAMPLE AND BUY $\square$

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ..... 1
Applications. .....
Functional Block Diagram .....  1
General Description .....  1
Product Highlights .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
REVISION HISTORY
5/12—Rev. 0 to Rev. A
Updated Format

$\qquad$
Universal
Deleted ADG820 Universal
Changes to General Description ..... 1
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
Change to WLCSP $\theta_{\mathrm{JA}}$ Thermal Impedance Parameter, Table 3 .....  5
Added Table 5 and Table 6; Renumbered Sequentially .....  6
Deleted Test Circuit 6; Renumbered Sequentially .....  8
Changes to Figure 11 to Figure 14 ..... 8
Changes to Terminology Section. ..... 11
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 13
ESD Caution ..... 5
Pin Configurations and Function Descriptions .....  6
Typical Performance Characteristics .....  7
Test Circuits .....  9
Terminology ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 13

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 1.


[^0]$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.


[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted
Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +7 V |
| Analog Inputs ${ }^{1}$ | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } 30 \mathrm{~mA}$ whichever occurs first |
| Digital Inputs ${ }^{1}$ | $-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or } 30 \mathrm{~mA}$ whichever occurs first |
| Peak Current, Sx or D | 400 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or D | 200 mA |
| Operating Temperature Range |  |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Automotive | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| MSOP |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOT-23 (4-Layer Board) |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $119^{\circ} \mathrm{C} / \mathrm{W}$ |
| WLCSP (4-Layer Board) |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $80^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering (10 sec) | $300^{\circ} \mathrm{C}$ |
| IR Reflow, Peak Temperature $(<20 \mathrm{sec})$ | $235^{\circ} \mathrm{C}$ |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Only one absolute maximum rating can be applied at any one time.

Table 4. Truth Table for the ADG819

| IN | Switch S1 | Switch S2 |
| :--- | :--- | :--- |
| 0 | On | Off |
| 1 | Off | On |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. 6-Lead SOT-23 Pin Configuration


Figure 3. 6-Ball WLCSP Pin Configuration

Table 5. 6-Lead SOT-23 and 6-Ball WLCSP Pin Function Descriptions

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| SOT-23 | WLCSP | Mnemonic | Description |
| 1 | 6 | IN | Logic Control Input. |
| 2 | 5 | V $_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 3 | 4 | GND | Ground (O V) Reference. |
| 4 | 3 | S1 | Source Terminal. Can be an input or output. |
| 5 | 2 | D | Drain Terminal. Can be an input or output. |
| 6 | 1 | S2 | Source Terminal. Can be an input or output. |



Figure 4. 8-Lead MSOP Pin Configuration

Table 6. 8-Lead MSOP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | D | Drain Terminal. Can be an input or output. |
| 2 | S1 | Source Terminal. Can be an input or output. |
| 3 | GND | Ground (0 V) Reference. |
| 4 | V $_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 5 | NC | No Connect. Do not connect to this pin. |
| 6 | IN | Logic Control Input. |
| 7 | NC | No Connect. Do not connect to this pin. |
| 8 | S2 | Source Terminal. Can be an input or output. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. On Resistance vs. $V_{D}, V_{S}$


Figure 6. On Resistance vs. $V_{D}, V_{S}$


Figure 7. Leakage Currents vs. Temperature


Figure 8. On Resistance vs. $V_{D}, V_{S}$ for Different Temperatures


Figure 9. On Resistance vs. $V_{D}, V_{S}$ for Different Temperatures


Figure 10. $t_{\mathrm{ON}} / t_{\text {OFF }}$ Times vs. Temperature


Figure 11. Charge Injection vs. V $V_{S}$ (Source Voltage)


Figure 12. Off Isolation vs. Frequency


Figure 13. Crosstalk vs. Frequency


Figure 14. On Response vs. Frequency


Figure 15. Logic Threshold Voltage vs. Supply Voltage

## TEST CIRCUITS



Figure 16. On Resistance



Figure 18. On Leakage


Figure 19. Switching Times


Figure 20. Break-Before-Make Time Delay, $t_{\text {BBM }}$


Figure 21. Charge Injection


Figure 22. Off Isolation


INSERTION LOSS $=20$ LOG $\frac{\mathrm{V}_{\text {OUT WITH SWITCH }}}{\mathrm{V}_{\text {OUT WITHOUT SWITCH }}}$ 颜
Figure 23. Bandwidth


Figure 24. Channel-to-Channel Crosstalk

## ADG819

## TERMINOLOGY

$\mathbf{R}_{\text {ON }}$
Ohmic resistance between D and Sx.
$\Delta \mathbf{R}_{\text {ON }}$
On resistance match between any two channels, that is, $\mathrm{R}_{\mathrm{ON}}$ maximum - $\mathrm{R}_{\mathrm{ON}}$ minimum.
$\mathbf{R}_{\text {FLAT(ON) }}$
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
$\mathrm{I}_{\mathrm{S}}$ (Off)
Source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{On})$
Channel leakage current with the switch on.
$\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{s}}\right)$
Analog voltage on Terminal D and Terminal S.
$\mathrm{V}_{\text {INL }}$
Maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
Minimum input voltage for Logic 1.
$\mathrm{I}_{\mathrm{INL}}\left(\mathrm{I}_{\mathrm{INH}}\right)$
Input current of the digital input.
$\mathrm{C}_{\mathrm{s}}$ (Off)
Off switch source capacitance.
$\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}$ (On)
On switch capacitance.
$t_{\mathrm{ON}}$
Delay between applying the digital control input and the output switching on.
$t_{\text {off }}$
Delay between applying the digital control input and the output switching off.
$\mathbf{t}_{\text {ввм }}$
Off time or on time measured between the $90 \%$ points of both switches when switching from one address state to another.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Channel-to-Channel Crosstalk
A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Bandwidth

Frequency at which the output is attenuated by -3 dB .

## On Response

Frequency response of the on switch.

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-178-AB
Figure 25. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6)
Dimensions shown in millimeters


Figure 26. 8-Lead mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


BOTTOM VIEW (BALL SIDE UP)

Figure 27. 6-Ball Wafer Level Chip Scale Package [WLCSP] (CB-6-1)
Dimensions shown in millimeters
ORDERING GUIDE

| Model ${ }^{1}$ | Notes | Temperature Range | Package Description | Package Option | Branding ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADG819BCBZ-REEL | 3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Ball Wafer Level Chip Package [WLCSP] | CB-6-1 | SBC |
| ADG819BCBZ-REEL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6-Ball Wafer Level Chip Package [WLCSP] | CB-6-1 | SBC |
| ADG819BRM |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SNB |
| ADG819BRM-REEL |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SNB |
| ADG819BRMZ |  | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SBC |
| ADG819BRMZ-REEL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | SBC |
| ADG819BRT-500RL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RJ-6 | SNB |
| ADG819BRT-REEL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RJ-6 | SNB |
| ADG819BRTZ-500RL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RJ-6 | SBC |
| ADG819BRTZ-REEL | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RJ-6 | SBC |
| ADG819BRTZ-REEL7 | 3 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 6-Lead Small Outline Transistor Package [SOT-23] | RJ-6 | SBC |

[^3]NOTES

NOTES

## NOTES


[^0]:    ${ }^{1}$ On resistance parameters tested with $\mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA}$.
    ${ }^{2}$ Guaranteed by design; not subject to production test.

[^1]:    ${ }^{1}$ On resistance parameters tested with $\mathrm{I}_{\mathrm{S}}=10 \mathrm{~mA}$.
    ${ }^{2}$ Guaranteed by design; not subject to production test.

[^2]:    ${ }^{1}$ Overvoltages at $\mathrm{IN}, \mathrm{Sx}$, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.
    ${ }^{2}$ Branding on these packages is limited to three characters due to space constraints.
    ${ }^{3}$ Contact factory for availability.

