

## $0.5 \Omega$ , CMOS, 1.8 V to 5.5 V, 2:1 Mux/SPDT Switch


## **Data Sheet**

### **FEATURES**

Low on resistance: 0.8 Ω maximum at 125°C 0.25  $\Omega$  maximum on resistance flatness 1.8 V to 5.5 V single supply 200 mA current carrying capability Automotive temperature range: -40°C to +125°C **Rail-to-rail operation** 6-lead SOT-23, 8-lead MSOP, and 6-ball WLCSP packages **Fast switching times** Typical power consumption (<0.01 μW) **TTL-/CMOS-compatible inputs** Pin compatible with the ADG719

## **ADG819**

### FUNCTIONAL BLOCK DIAGRAM



#### **APPLICATIONS**

**Power routing Battery-powered systems Communication systems** Data acquisition systems **Cellular phones** Modems **PCMCIA** cards Hard drives **Relay replacement** 

### **GENERAL DESCRIPTION**

The ADG819 is a monolithic, CMOS, single-pole, double-throw (SPDT) switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG819 ideal for battery-powered, portable instruments.

Each switch of the ADG819 conducts equally well in both directions when on. The ADG819 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels.

The ADG819 is available in a 6-lead SOT-23 package, an 8-lead MSOP package, and in a 6-ball WLCSP package. This chip occupies only a 1.14 mm × 2.18 mm area, making it the ideal candidate for space-constrained applications.

#### **PRODUCT HIGHLIGHTS**

- 1 Very low on resistance, 0.5  $\Omega$  typical.
- 2. 1.8 V to 5.5 V single-supply operation.
- High current carrying capability. 3.
- Tiny 6-lead SOT-23, 8-lead MSOP, and 6-ball, 1.14 mm  $\times$ 4. 2.18 mm WLCSP packages.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **ADG819\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 12/18/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• Evaluation Board for 6 lead SOT23 Devices in the Switches/Multiplexers Portfolio

### DOCUMENTATION

### **Application Notes**

• AN-617: MicroCSP Wafer Level Chip Scale Package

### Data Sheet

- ADG819: 0.5  $\Omega,$  CMOS, 1.8 V to 5.5 V, 2:1 Mux/SPDT Switch Datasheet

### **User Guides**

• UG-948: Evaluation Board for 6-Lead SOT-23 Devices in the Switches and Multiplexers Portfolio

### TOOLS AND SIMULATIONS $\square$

ADG819 SPICE Macro Model

### REFERENCE DESIGNS

• CN0363

### REFERENCE MATERIALS

#### **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

### **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- · Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

### DESIGN RESOURCES

- ADG819 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADG819 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

# **ADG819\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• Evaluation Board for 6 lead SOT23 Devices in the Switches/Multiplexers Portfolio

### DOCUMENTATION

### **Application Notes**

• AN-617: MicroCSP Wafer Level Chip Scale Package

#### Data Sheet

- ADG819: 0.5  $\Omega,$  CMOS, 1.8 V to 5.5 V, 2:1 Mux/SPDT Switch Datasheet

### **User Guides**

• UG-948: Evaluation Board for 6-Lead SOT-23 Devices in the Switches and Multiplexers Portfolio

### TOOLS AND SIMULATIONS $\square$

ADG819 SPICE Macro Model

### REFERENCE DESIGNS

• CN0363

### REFERENCE MATERIALS

#### **Product Selection Guide**

• Switches and Multiplexers Product Selection Guide

### **Technical Articles**

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- · Data-acquisition system uses fault protection
- Enhanced Multiplexing for MEMS Optical Cross Connects
- Temperature monitor measures three thermal zones

### DESIGN RESOURCES

- ADG819 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all ADG819 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

## TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5

ESD Caution	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	9
Terminology	11
Outline Dimensions	12
Ordering Guide	13

### **REVISION HISTORY**

5/12—Rev. 0 to Rev. A	
Updated FormatU	niversal
Deleted ADG820U	niversal
Changes to General Description	1
Changes to Table 1	
Changes to Table 2	4
Change to WLCSP $\theta_{IA}$ Thermal Impedance Parameter,	
Table 3	5
Added Table 5 and Table 6; Renumbered Sequentially	6
Deleted Test Circuit 6; Renumbered Sequentially	
Changes to Figure 11 to Figure 14	
Changes to Terminology Section	11
Updated Outline Dimensions	
Changes to Ordering Guide	

5/02—Revision 0: Initial Version

## **SPECIFICATIONS**

 $\rm V_{\rm DD}$  = 5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

### Table 1.

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V \text{ to } V_{DD}$	V	
On Resistance, R <sub>on</sub> <sup>1</sup>	0.5			Ωtyp	$V_s = 0 V$ to $V_{DD}$ , $I_s = 100 \text{ mA}$ ; see Figure 16
	0.6	0.7	0.8	Ωmax	
On Resistance Match Between Channels, $\Delta R_{ON}^{1}$	0.06			Ω typ	$V_{s} = 0 V$ to $V_{DD}$ , $I_{s} = 100 \text{ mA}$
	0.08	0.1	0.12	Ωmax	
On Resistance Flatness, R <sub>FLAT(ON)</sub> <sup>1</sup>	0.1			Ωtyp	$V_{s} = 0 V \text{ to } V_{DD}$ , $I_{s} = 100 \text{ mA}$
	0.17	0.2	0.25	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 5.5 V$
Source Off Leakage, I <sub>s</sub> (Off)	±0.01			nA typ	$V_{s} = 4.5 V/1 V, V_{D} = 1 V/4.5 V$ ; see Figure 17
	±0.25	±3	±10	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>S</sub> (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V$ , or $V_{s} = V_{D} = 4.5 V$ ; see Figure 18
<b>- - - - - - - - - -</b>	±0.25	±3	±25	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INI</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{iN} = V_{iNi}$ or $V_{iNH}$
INE <sup>-</sup> INFI			±0.1	µA max	
Digital Input Capacitance, C <sub>IN</sub>	5			pF typ	
				121.	
t <sub>on</sub>	35			ns typ	$R_1 = 50 \Omega$ , $C_1 = 35 pF$ , $V_s = 3 V$ ; see Figure 19
-ON	45	50	55	ns max	
t <sub>off</sub>	10			ns typ	$R_1 = 50 \Omega, C_1 = 35 pF, V_s = 3 V$ ; see Figure 19
-OFF	16	18	21	ns max	
Break-Before-Make Time Delay, t <sub>ввм</sub>	5		21	ns typ	$R_L = 50 \Omega, C_L = 35 \text{ pF}, V_{S1} = V_{S2} = 3 \text{ V}; \text{ see Figure 20}$
			1	ns min	
Charge Injection	20			pC typ	$V_s = 2.5 \text{ V}, \text{ R}_s = 0 \Omega, \text{ C}_L = 1 \text{ nF}; \text{ see Figure 21}$
Off Isolation	-71			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 22
Channel-to-Channel Crosstalk	-72			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 100 kHz$ ; see Figure 24
Bandwidth, –3 dB	17			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 23
$C_{s}$ (Off)	80			pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (On)	300			pF typ	f = 1 MHz
POWER REQUIREMENTS	1				$V_{DD} = 5.5 V$ , digital inputs = 0 V or 5.5 V
I <sub>DD</sub>	0.001			μA typ	
		1.0	2.0	µA max	

 $^1$  On resistance parameters tested with  $\rm l_{\rm S}$  = 10 mA.  $^2$  Guaranteed by design; not subject to production test.

 $\rm V_{\rm DD}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

#### Table 2.

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V$ to $V_{DD}$	V	
On Resistance, R <sub>on</sub> <sup>1</sup>	0.7			Ωtyp	$V_s = 0 V$ to $V_{DD'}$ , $I_s = 100 \text{ mA}$ ; see Figure 16
	1.4	1.5	1.6	Ωmax	
On Resistance Match Between Channels, $\Delta R_{ON}^{-1}$	0.06			Ωtyp	$V_s = 0 V \text{ to } V_{DD'} I_s = 100 \text{ mA}$
		0.13	0.13	Ωmax	
On Resistance Flatness, R <sub>FLAT(ON)</sub> <sup>1</sup>	0.25			Ωtyp	$V_{s} = 0 V \text{ to } V_{DD'} I_{s} = 100 \text{ mA}$
LEAKAGE CURRENTS					$V_{\rm DD} = 3.6  \rm V$
Source Off Leakage, I <sub>s</sub> (Off)	±0.01			nA typ	$V_{s} = 3.3 \text{ V/1 V}, V_{D} = 1 \text{ V/3.3 V}$ ; see Figure 17
	±0.25	±3	±10	nA max	
Channel On Leakage, I <sub>D</sub> , I <sub>s</sub> (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 V$ , or $V_{s} = V_{D} = 3.3 V$ ; see Figure 18
	±0.25	±3	±25	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INI</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
			±0.1	µA max	
Digital Input Capacitance, C <sub>IN</sub>	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>on</sub>	40			ns typ	$R_1 = 50 \Omega$ , $C_1 = 35 pF$ , $V_s = 1.5 V$ ; see Figure 19
	60	65	70	ns max	
t <sub>OFF</sub>	10			ns typ	$R_1 = 50 \Omega$ , $C_1 = 35 pF$ , $V_s = 1.5 V$ ; see Figure 19
OFF	16	18	21	ns max	
Break-Before-Make Time Delay,	40			ns typ	$R_1 = 50 \Omega, C_1 = 35 pF, V_{s1} = V_{s2} = 1.5 V$ ; see Figure 20
t <sub>BBM</sub>					
			1	ns min	
Charge Injection	10			pC typ	$V_s = 1.5 V, R_s = 0 \Omega, C_1 = 1 nF$ ; see Figure 21
Off Isolation	-71			dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 100 kHz; see Figure 22$
Channel-to-Channel Crosstalk	-72			dB typ	$R_{L} = 50 \Omega$ , $C_{L} = 5 pF$ , $f = 100 kHz$ ; see Figure 24
Bandwidth, –3 dB	17			MHz typ	$R_1 = 50 \Omega$ , $C_1 = 5 pF$ ; see Figure 23
C <sub>s</sub> (Off)	80			pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (On)	300			pF typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.6 V$ , digital Inputs = 0 V or 3.6 V
I <sub>DD</sub>	0.001			μA typ	
		1.0	2.0	µA max	

 $^{\rm 1}$  On resistance parameters tested with  $\rm I_{\rm S}$  = 10 mA.  $^{\rm 2}$  Guaranteed by design; not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted

#### Table 3.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +7 V
Analog Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA,
	whichever occurs first
Digital Inputs <sup>1</sup>	-0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or D	400 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or D	200 mA
Operating Temperature Range	
Industrial	–40°C to +85°C
Automotive	–40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
MSOP	
$\theta_{JA}$ Thermal Impedance	206°C/W
$\theta_{JC}$ Thermal Impedance	44°C/W
SOT-23 (4-Layer Board)	
$\theta_{JA}$ Thermal Impedance	119°C/W
WLCSP (4-Layer Board)	
$\theta_{JA}$ Thermal Impedance	80°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	235℃

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

#### Table 4. Truth Table for the ADG819

IN	Switch S1	Switch S2
0	On	Off
1	Off	On

#### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>1</sup> Overvoltages at IN, Sx, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 2. 6-Lead SOT-23 Pin Configuration




Figure 3. 6-Ball WLCSP Pin Configuration

#### Table 5. 6-Lead SOT-23 and 6-Ball WLCSP Pin Function Descriptions

Pin No.			
SOT-23	WLCSP	Mnemonic	Description
1	6	IN	Logic Control Input.
2	5	V <sub>DD</sub>	Most Positive Power Supply Potential.
3	4	GND	Ground (0 V) Reference.
4	3	S1	Source Terminal. Can be an input or output.
5	2	D	Drain Terminal. Can be an input or output.
6	1	S2	Source Terminal. Can be an input or output.




Figure 4. 8-Lead MSOP Pin Configuration

#### Table 6. 8-Lead MSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	D	Drain Terminal. Can be an input or output.
2	S1	Source Terminal. Can be an input or output.
3	GND	Ground (0 V) Reference.
4	V <sub>DD</sub>	Most Positive Power Supply Potential.
5	NC	No Connect. Do not connect to this pin.
6	IN	Logic Control Input.
7	NC	No Connect. Do not connect to this pin.
8	S2	Source Terminal. Can be an input or output.

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 7. Leakage Currents vs. Temperature




Figure 8. On Resistance vs. V<sub>D</sub>, V<sub>s</sub> for Different Temperatures






Figure 9. On Resistance vs.  $V_{Dr}$ ,  $V_s$  for Different Temperatures




02801-014


02801-015

6



## **TEST CIRCUITS**





## TERMINOLOGY

#### **R**<sub>on</sub>

Ohmic resistance between D and Sx.

### $\Delta R_{ON}$

On resistance match between any two channels, that is,  $R_{\rm ON}$  maximum –  $R_{\rm ON}$  minimum.

### R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

 $\mathbf{I}_{\mathrm{s}}$  (Off) Source leakage current with the switch off.

 $I_D$ ,  $I_s$  (On) Channel leakage current with the switch on.

 $V^{}_{\rm D}$  (V^{}\_{\rm S}) Analog voltage on Terminal D and Terminal S.

 $\mathbf{V}_{INL}$ Maximum input voltage for Logic 0.

 $\mathbf{V}_{\text{INH}}$ Minimum input voltage for Logic 1.

 $I_{\text{INL}}\left(I_{\text{INH}}\right)$  Input current of the digital input.

C<sub>s</sub> (Off) Off switch source capacitance.

**C**<sub>D</sub>, **C**<sub>s</sub> (**On**) On switch capacitance.

### t<sub>on</sub>

Delay between applying the digital control input and the output switching on.

### t<sub>off</sub>

Delay between applying the digital control input and the output switching off.

#### $\mathbf{t}_{\mathrm{BBM}}$

Off time or on time measured between the 90% points of both switches when switching from one address state to another.

#### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### Channel-to-Channel Crosstalk

A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance.

#### **Off Isolation**


A measure of unwanted signal coupling through an off switch.

**Bandwidth** Frequency at which the output is attenuated by –3 dB.

### On Response

Frequency response of the on switch.

## **OUTLINE DIMENSIONS**






Figure 27. 6-Ball Wafer Level Chip Scale Package [WLCSP] (CB-6-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Notes	Temperature Range	Package Description	Package Option	Branding <sup>2</sup>
ADG819BCBZ-REEL	3	-40°C to +85°C	6-Ball Wafer Level Chip Package [WLCSP]	CB-6-1	SBC
ADG819BCBZ-REEL7	3	–40°C to +85°C	6-Ball Wafer Level Chip Package [WLCSP]	CB-6-1	SBC
ADG819BRM		–40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	SNB
ADG819BRM-REEL		-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	SNB
ADG819BRMZ		–40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	SBC
ADG819BRMZ-REEL7	3	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	SBC
ADG819BRT-500RL7	3	–40°C to +125°C	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6	SNB
ADG819BRT-REEL7	3	-40°C to +125°C	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6	SNB
ADG819BRTZ-500RL7	3	–40°C to +125°C	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6	SBC
ADG819BRTZ-REEL	3	–40°C to +125°C	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6	SBC
ADG819BRTZ-REEL7	3	-40°C to +125°C	6-Lead Small Outline Transistor Package [SOT-23]	RJ-6	SBC

 $^{1}$  Z = RoHS Compliant Part.

<sup>2</sup> Branding on these packages is limited to three characters due to space constraints.

<sup>3</sup> Contact factory for availability.

## NOTES

## NOTES

## NOTES

©2002–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02801-0-5/12(A)



www.analog.com