

# 3.0 kV RMS/3.75 kV RMS Triple-Channel Digital Isolators

**Data Sheet** 

# ADuM130D/ADuM130E/ADuM131D/ADuM131E

#### **FEATURES**

High common-mode transient immunity: 100 kV/µs
High robustness to radiated and conducted noise
Low propagation delay: 13 ns maximum for 5 V operation,
15 ns maximum for 1.8 V operation

150 Mbps maximum guaranteed data rate

Safety and regulatory approvals (pending)

**UL recognition** 

3000 V rms/3750 V rms for 1 minute per UL 1577

**CSA Component Acceptance Notice 5A** 

**VDE** certificate of conformity

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

 $V_{IORM} = 849 V peak$ 

CQC certification per GB4943.1-2011

**Backward compatibility** 

ADuM130E1/ADuM131E1 pin-compatible with ADuM1300/ADuM1301

Low dynamic power consumption 1.8 V to 5 V level translation High temperature operation: 125°C Fail-safe high or low options 16-lead, RoHS compliant, SOIC package

#### **APPLICATIONS**

General-purpose multichannel isolation Serial peripheral interface (SPI)/data converter isolation Industrial field bus isolation

#### **GENERAL DESCRIPTION**

The ADuM130D/ADuM130E/ADuM131D/ADuM131E¹ are triple-channel digital isolators based on Analog Devices, Inc., *i*Coupler® technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 3 ns at 5 V operation. Channel matching is tight at 3.0 ns maximum.

The ADuM130D/ADuM130E/ADuM131D/ADuM131E data channels are independent and are available in a variety of configurations with a withstand voltage rating of 3.0 kV rms or 3.75 kV rms (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 1.8 V to 5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 1. ADuM130D Functional Block Diagram




Figure 2. ADuM130E Functional Block Diagram




Figure 3. ADuM131D Functional Block Diagram




Figure 4. ADuM131E Functional Block Diagram

Unlike other optocoupler alternatives, dc correctness is ensured in the absence of input logic transitions. Two different fail-safe options are available, in which the outputs transition to a predetermined state when the input power supply is not applied or the inputs are disabled. The ADuM130E1/ADuM131E1 are pincompatible with the ADuM1300/ADuM1301.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

Rev. A

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

# **Data Sheet**

# **TABLE OF CONTENTS**

Features
Applications1
General Description
Functional Block Diagrams
Revision History
Specifications
Electrical Characteristics—5 V Operation3
Electrical Characteristics—3.3 V Operation4
Electrical Characteristics—2.5 V Operation 6
Electrical Characteristics—1.8 V Operation7
Insulation and Safety Related Specifications9
Package Characteristics
Regulatory Information10
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics
REVISION HISTORY
11/15—Rev. 0 to Rev. A Added 16-Lead, Narrow Body SOIC PackageUniversal Changes to Title, Features Section, and General Description
Section
Added Table 9; Renumbered Sequentially9
Changes to Table 10 and Table 119
Added Table 1210
Changes to Table 1310
Changes to Table 15 Title
Added Figure 5; Renumbered Sequentially 12
Changes to Table 17 and Table 19
Added Table 18
Updated Outline Dimensions
Changes to Ordering Guide

Recommended Operating Conditions	12
Absolute Maximum Ratings	13
ESD Caution	13
Truth Tables	14
Pin Configurations and Function Descriptions	15
Typical Performance Characteristics	17
Applications Information	18
Overview	18
Printed Circuit Board (PCB) Layout	18
Propagation Delay Related Parameters	19
Jitter Measurement	19
Insulation Lifetime	19
Outline Dimensions	21
Ordering Guide	22

7/15—Revision 0: Initial Version

### **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range of 4.5 V  $\leq$   $V_{DD1} \leq$  5.5 V, 4.5 V  $\leq$   $V_{DD2} \leq$  5.5 V, and  $-40^{\circ}\text{C} \leq$   $T_A \leq +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 1.

Table 1.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within pulse width distortion (PWD) limit
Data Rate <sup>1</sup>		150			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	4.8	7.2	13	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.5	3	ns	tplh - tphl
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	<b>t</b> <sub>PSK</sub>			6.1	ns	Between any two devices at the same temperature, voltage, and load
Channel Matching						
Codirectional	t <sub>PSKCD</sub>		0.5	3.0	ns	
Opposing Direction	<b>t</b> <sub>PSKOD</sub>		0.5	3.0	ns	
Jitter			630		ps p-p	See the Jitter Measurement section
			80		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold						
Logic High	VIH	$0.7 \times V_{DDx}$			V	
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Output Voltage						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> – 0.1	$V_{DDx}$		V	$I_{Ox}^2 = -20  \mu A, V_{Ix} = V_{IxH}^3$
		V <sub>DDx</sub> - 0.4	V <sub>DDx</sub> – 0.2		V	$I_{Ox}^2 = -4 \text{ mA}, V_{Ix} = V_{IxH}^3$
Logic Low	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
Logic Low	• OL		0.2	0.4	V	$I_{Ox}^2 = 4 \text{ mA}, V_{Ix} = V_{IxL}^4$
Input Current per Channel	1	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
V <sub>E2</sub> Enable Input Pull-Up Current	I <sub>PU</sub>	-10	-3	110	μΑ	$V_{E2} = 0 V$
DISABLE <sub>1</sub> Input Pull-Down Current	I <sub>PD</sub>	10	9	15	μΑ	$DISABLE_1 = V_{DDx}$
Tristate Output Current per Channel	I <sub>OZ</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq \text{V}_{\text{OX}} \leq \text{V}_{\text{DDX}}$
Quiescent Supply Current ADuM130D/ADuM130E	102		10.01	710	μπ	OV I VOX I VDUX
	I <sub>DD1 (Q)</sub>		1.35	2.6	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.73	2.9	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		9.7	15.2	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.87	3.0	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
ADuM131D/ADuM131E						
	I <sub>DD1 (Q)</sub>		1.62	2.7	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.61	2.8	mA	V <sub>1</sub> <sup>5</sup> = 0 (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		7.4	11.4	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		5.34	7.2	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
Dynamic Supply Current	(3)					
Dynamic Input	I <sub>DDI (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	I <sub>DDO (D)</sub>		0.02		mA/Mbps	Inputs switching, 50% duty cycle
Undervoltage Lockout	UVLO					3,, ,,,,,
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		1.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub>		1.5		V	
V <sub>DDx</sub> Hysteresis	V <sub>DDxUVH</sub>		0.1		V	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>7</sup>	CM <sub>H</sub>	75	100		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = $800 \text{ V}$
	CM <sub>L</sub>	75	100		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

Table 2. Total Supply Current vs. Data Throughput

			1 Mbps			25 Mbps			100 Mbps		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SUPPLY CURRENT											
ADuM130D/ADuM130E											
Supply Current Side 1	I <sub>DD1</sub>		5.6	9.0		6.3	9.8		9.4	14.3	mA
Supply Current Side 2	I <sub>DD2</sub>		1.9	3.7		3.1	4.9		6.8	10	mA
ADuM131D/ADuM131E											
Supply Current Side 1	I <sub>DD1</sub>		4.6	7.2		5.5	8.3		8.8	11.9	mA
Supply Current Side 2	I <sub>DD2</sub>		3.6	5.8		4.6	6.8		8.0	11.3	mA

#### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.3 \text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ , and  $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate <sup>1</sup>		150			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	4.8	6.8	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	3	ns	t <sub>PLH</sub> - t <sub>PHL</sub>
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			7.5	ns	Between any two devices at the same temperature, voltage, and load
Channel Matching						
Codirectional	<b>t</b> <sub>PSKCD</sub>		0.7	3.0	ns	
Opposing Direction	<b>t</b> <sub>PSKOD</sub>		0.7	3.0	ns	
Jitter			640		ps p-p	See the Jitter Measurement section
			75		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold						
Logic High	V <sub>IH</sub>	$0.7 \times V_{DDx}$			٧	
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	

 $<sup>^{2}</sup>$  I<sub>Ox</sub> is the Channel x output current, where x = A, B, or C.

 $<sup>^3\,</sup>V_{lxH}$  is the input side logic high.

 $<sup>^4</sup>$  V<sub>IxL</sub> is the input side logic low.

<sup>&</sup>lt;sup>5</sup> V<sub>1</sub> is the voltage input.

<sup>&</sup>lt;sup>6</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

 $<sup>^7</sup>$  |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>Dx</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Output Voltage	-					
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	$V_{DDx}$		V	$I_{Ox}^2 = -20 \mu A$ , $V_{Ix} = V_{IxH}^3$
-		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox}^2 = -2 \text{ mA}, V_{Ix} = V_{IxH}^3$
Logic Low	Vol		0.0	0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
			0.2	0.4	V	$I_{Ox}^2 = 2 \text{ mA}, V_{Ix} = V_{IxL}^4$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
V <sub>E2</sub> Enable Input Pull-Up Current	I <sub>PU</sub>	-10	-3		μΑ	$V_{E2} = 0 V$
DISABLE₁ Input Pull-Down Current	$I_{PD}$		9	15	μΑ	$DISABLE_1 = V_{DDx}$
Tristate Output Current per Channel	loz	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{\text{Ox}} \leq V_{\text{DDx}}$
Quiescent Supply Current						
ADuM130D/ADuM130E						
	I <sub>DD1 (Q)</sub>		1.25	2.5	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.65	2.8	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		9.57	15.0	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.79	2.9	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
ADuM131D/ADuM131E						
	I <sub>DD1 (Q)</sub>		1.52	2.6	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.52	2.6	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		7.28	11.3	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		5.24	7.1	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
Dynamic Supply Current						
Dynamic Input	I <sub>DDI (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	I <sub>DDO (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Undervoltage Lockout	UVLO					
Positive V <sub>DDx</sub> Threshold	$V_{DDxUV+}$		1.6		V	
$Negative  V_{DDx} Threshold$	$V_{DDxUV-}$		1.5		V	
$V_{\text{DDx}}$ Hysteresis	$V_{DDxUVH}$		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>7</sup>	CM <sub>H</sub>	75	100		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	75	100		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

Table 4. Total Supply Current vs. Data Throughput

			1 Mbps			25 Mbps			100 Mbps		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SUPPLY CURRENT											
ADuM130D/ADuM130E											
Supply Current Side 1	I <sub>DD1</sub>		5.4	8.8		6.0	9.4		8.5	12.7	mA
Supply Current Side 2	I <sub>DD2</sub>		1.8	3.6		2.9	4.7		6.2	8.4	mA
ADuM131D/ADuM131E											
Supply Current Side 1	I <sub>DD1</sub>		4.4	7.1		5.2	8.0		8.1	10.7	mA
Supply Current Side 2	I <sub>DD2</sub>		3.4	5.6		4.3	6.5		7.4	9.5	mA

 $<sup>^{2}</sup>$  l<sub>ox</sub> is the Channel x output current, where x = A, B, or C.

 $<sup>^3</sup>$   $V_{lxH}$  is the input side logic high.

<sup>&</sup>lt;sup>4</sup> V<sub>lxL</sub> is the input side logic low.

<sup>&</sup>lt;sup>5</sup> V<sub>1</sub> is the voltage input.

<sup>&</sup>lt;sup>6</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

 $<sup>^7</sup>$  [CM<sub>H</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. [CM<sub>L</sub>] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>Dx</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **ELECTRICAL CHARACTERISTICS—2.5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD1} = V_{DD2} = 2.5 \text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $2.25 \text{ V} \le V_{DD1} \le 2.75 \text{ V}$ ,  $2.25 \text{ V} \le V_{DD2} \le 2.75 \text{ V}$ ,  $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15 \text{ pF}$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 5.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate <sup>1</sup>		150			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	5.0	7.0	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	3	ns	tplh - tphl
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			6.8	ns	Between any two devices at the same temperature, voltage, load
Channel Matching						
Codirectional	<b>t</b> <sub>PSKCD</sub>		0.7	3.0	ns	
Opposing Direction	t <sub>PSKOD</sub>		0.7	3.0	ns	
Jitter			770		ps p-p	See the Jitter Measurement section
			160		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold						
Logic High	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Output Voltage						
Logic High	V <sub>OH</sub>	$V_{DDx} - 0.1$	$V_{DDx}$		V	$I_{0x}^2 = -20 \mu A, V_{1x} = V_{1xH}^3$
		$V_{DDx} - 0.4$	$V_{\text{DDx}} - 0.2$		V	$I_{Ox}^2 = -2 \text{ mA, } V_{Ix} = V_{IxH}^3$
Logic Low	V <sub>OL</sub>		0.0	0.1	V	$I_{0x}^2 = 20 \ \mu A, V_{1x} = V_{1xL}^4$
			0.2	0.4	V	$I_{0x}^2 = 2 \text{ mA, } V_{lx} = V_{lxL}^4$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
V <sub>E2</sub> Enable Input Pull-Up Current	I <sub>PU</sub>	-10	-3		μΑ	$V_{E2} = 0 V$
DISABLE₁ Input Pull-Down Current	I <sub>PD</sub>		9	15	μΑ	$DISABLE_1 = V_{DDx}$
Tristate Output Current per Channel Quiescent Supply Current ADuM130D/ADuM130E	loz	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{\text{Ox}} \leq V_{\text{DDx}}$
	I <sub>DD1 (Q)</sub>		1.2	2.4	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.61	2.7	mA	V <sub>1</sub> <sup>5</sup> = 0 (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		9.52	14.9	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.76	2.8	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
ADuM131D/ADuM131E						
	I <sub>DD1 (Q)</sub>		1.47	2.5	mA	V <sub>1</sub> <sup>5</sup> = 0 (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.48	2.5	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		7.23	11.2	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		5.19	7.0	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
Dynamic Supply Current						
Dynamic Input	I <sub>DDI (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	I <sub>DDO (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Undervoltage Lockout						]
Positive V <sub>DDx</sub> Threshold	$V_{\text{DDxUV}+}$		1.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV</sub> -		1.5		V	
V <sub>DDx</sub> Hysteresis	$V_{DDxUVH}$		0.1		V	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>7</sup>	CM <sub>H</sub>	75	100		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	75	100		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

Table 6. Total Supply Current vs. Data Throughput

			1 Mbps			25 Mbps			100 Mbps		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SUPPLY CURRENT											
ADuM130E/ADuM130D											
Supply Current Side 1	I <sub>DD1</sub>		5.3	8.7		5.9	9.3		8.2	12.3	mA
Supply Current Side 2	I <sub>DD2</sub>		1.8	3.6		2.6	4.4		5.2	7.4	mA
ADuM131E/ADuM131D											
Supply Current Side 1	I <sub>DD1</sub>		4.4	7.1		5.0	7.8		7.5	10.1	mA
Supply Current Side 2	I <sub>DD2</sub>		3.4	5.6		4.1	6.3		6.6	8.7	mA

#### **ELECTRICAL CHARACTERISTICS—1.8 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{\rm DD1} = V_{\rm DD2} = 1.8$  V. Minimum/maximum specifications apply over the entire recommended operation range:  $1.7~\rm V \le V_{\rm DD1} \le 1.9~\rm V$ ,  $1.7~\rm V \le V_{\rm DD2} \le 1.9~\rm V$ , and  $-40^{\circ}C \le T_A \le +125^{\circ}C$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15~\rm pF$  and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 7.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate <sup>1</sup>		150			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	5.8	8.7	15	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	3	ns	tplh - tphl
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			7.0	ns	Between any two devices at the same temperature, voltage, and load
Channel Matching						
Codirectional	<b>t</b> <sub>PSKCD</sub>		0.7	3.0	ns	
Opposing Direction	t <sub>PSKOD</sub>		0.7	3.0	ns	
Jitter			600		ps p-p	See the Jitter Measurement section
			90		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold						
Logic High	V <sub>IH</sub>	$0.7 \times V_{DDx}$			V	
Logic Low	V <sub>IL</sub>			$0.3 \times V_{DDx}$	V	
Output Voltage						
Logic High	$V_{OH}$	$V_{DDx} - 0.1$	$V_{DDx}$		V	$I_{Ox}^2 = -20 \mu A, V_{Ix} = V_{IxH}^3$
		$V_{DDx} - 0.4$	$V_{\text{DDx}} - 0.2$		V	$I_{Ox}^2 = -2 \text{ mA}, V_{Ix} = V_{IxH}^3$

 $<sup>^{2}</sup>$  lox is the Channel x output current, where x =  $\overline{A}$ , B, or C.

 $<sup>^3\,\</sup>mbox{V}_{\mbox{\scriptsize lxH}}$  is the input side logic high.

 $<sup>^4\,</sup>V_{lxL}$  is the input side logic low.

<sup>&</sup>lt;sup>5</sup> V<sub>1</sub> is the voltage input.

<sup>&</sup>lt;sup>6</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

 $<sup>^7</sup>$  |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>o</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>ox</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Logic Low	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
-			0.2	0.4	V	$I_{Ox}^2 = 2 \text{ mA}, V_{Ix} = V_{IxL}^4$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{lx} \leq V_{DDx}$
V <sub>E2</sub> Enable Input Pull-Up Current	I <sub>PU</sub>	-10	-3		μΑ	$V_{E2} = 0 V$
DISABLE <sub>1</sub> Input Pull-Down Current	I <sub>PD</sub>		9	15	μΑ	$DISABLE_1 = V_{DDx}$
Tristate Output Current per Channel	loz	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{\text{Ox}} \leq V_{\text{DDx}}$
Quiescent Supply Current ADuM130D/ADuM130E						
	I <sub>DD1 (Q)</sub>		1.15	2.3	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.58	2.6	mA	V <sub>1</sub> <sup>5</sup> = 0 (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		9.41	14.8	mA	V <sub>1</sub> <sup>5</sup> = 1 (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.72	2.7	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
ADuM131D/ADuM131E						
	I <sub>DD1 (Q)</sub>		1.42	2.4	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		1.44	2.4	mA	$V_1^5 = 0$ (E0, D0), 1 (E1, D1) <sup>6</sup>
	I <sub>DD1 (Q)</sub>		7.15	11.1	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
	I <sub>DD2 (Q)</sub>		5.13	6.9	mA	$V_1^5 = 1$ (E0, D0), 0 (E1, D1) <sup>6</sup>
Dynamic Supply Current						
Dynamic Input	I <sub>DDI (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Dynamic Output	I <sub>DDO (D)</sub>		0.01		mA/Mbps	Inputs switching, 50% duty cycle
Undervoltage Lockout	UVLO					
Positive $V_{DDx}$ Threshold	$V_{DDxUV+}$		1.6		V	
Negative $V_{DDx}$ Threshold	$V_{DDxUV-}$		1.5		V	
$V_{\text{DDx}}$ Hysteresis	$V_{DDxUVH}$		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>7</sup>	CM <sub>H</sub>	75	100		kV/μs	$V_{lx} = V_{DDx}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 V
	CM <sub>L</sub>	75	100		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V

<sup>&</sup>lt;sup>1</sup> 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

Table 8. Total Supply Current vs. Data Throughput

			1 Mbp	s		25 Mbp	os		100 Mb	ps	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SUPPLY CURRENT											
ADuM130D/ADuM130E											
Supply Current Side 1	$I_{DD1}$		5.2	8.6		5.8	9.3		8.1	12.2	mA
Supply Current Side 2	$I_{DD2}$		1.7	3.5		2.5	4.3		5.2	7.3	mA
ADuM131D/ADuM131E											
Supply Current Side 1	$I_{DD1}$		4.3	7.0		4.9	7.7		7.26	10.0	mA
Supply Current Side 2	$I_{DD2}$		3.3	5.5		4.0	6.2		6.5	8.6	mA

 $<sup>^{2}</sup>$  I<sub>Ox</sub> is the Channel x output current, where x = A, B, or C.

 $<sup>^3\,</sup>V_{lxH}$  is the input side logic high.

<sup>&</sup>lt;sup>4</sup>V<sub>IxL</sub> is the input side logic low.

<sup>&</sup>lt;sup>5</sup> V₁ is the voltage input.

<sup>&</sup>lt;sup>6</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

 $<sup>^7</sup>$  |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>Dx</sub> > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

#### **INSULATION AND SAFETY RELATED SPECIFICATIONS**

For additional information, see www.analog.com/icouplersafety.

Table 9. R-16 Narrow Body [SOIC\_N] Package

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	4.0	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (102)	4.0	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	4.5	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Material Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

#### Table 10. RW-16 Wide Body [SOIC\_W] Package

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3750	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	7.8	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (I02)	7.8	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	8.1	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		25.5	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Material Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

#### **PACKAGE CHARACTERISTICS**

Table 11.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
Capacitance (Input to Output) <sup>1</sup>	C <sub>I-O</sub>		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	Cı		4.0		рF	
IC Junction to Ambient Thermal Resistance						
R-16 Narrow Body [SOIC_N] Package	$\theta_{JA}$		76		°C/W	Thermocouple located at center of package underside
RW-16 Wide Body [SOIC_W] Package	$\theta_{JA}$		45		°C/W	Thermocouple located at center of package underside

<sup>&</sup>lt;sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

<sup>&</sup>lt;sup>2</sup> Input capacitance is from any input data pin to ground.

#### **REGULATORY INFORMATION**

See Table 19 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 12. R-16 Narrow Body [SOIC\_N] Package

UL (Pending)	CSA (Pending)	VDE (Pending)	CQC (Pending)
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>	Certified under CQC11-471543-2012
Single Protection, 3000 V rms Isolation Voltage	CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2:	Reinforced insulation, V <sub>IORM</sub> = 565 V peak, V <sub>IOSM</sub> = 6000 V peak	GB4943.1-2011:
Double Protection, 3000 V rms Isolation Voltage	Basic insulation at 400 V rms (565 V peak)	Basic insulation, V <sub>IORM</sub> = 565 V peak, V <sub>IOSM</sub> = 10 kV peak	Basic insulation at 770 V rms (1089 V peak)
	Reinforced insulation at 200 V rms (283 V peak)		Reinforced insulation at 385 V rms (545 V peak)
	IEC 60601-1 Edition 3.1: Basic insulation (one means of patient protection (1 MOPP)), 250 V rms (354 V peak)		Tropical climate, altitude ≤5000 m
	CSA 61010-1-12 and IEC 61010-1 third edition:		
	Basic insulation at 300 V rms mains, 400 V rms secondary (565 V peak)		
	Reinforced insulation at 300 V rms mains, 200 V secondary (282 V peak)		
File E214100	File 205078	File 2471900-4880-0001	File (pending)

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the R-16 narrow body [SOIC\_N] package is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec.

Table 13. RW-16 Wide Body [SOIC W] Package

UL (Pending)	CSA (Pending)	VDE (Pending)	CQC (Pending)
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>	Certified under CQC11-471543-2012
Single Protection, 3750 V rms Isolation Voltage	CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2:	Reinforced insulation, V <sub>IORM</sub> = 849 V peak, V <sub>IOSM</sub> = 6000 V peak	GB4943.1-2011
Double Protection, 3750 V rms Isolation Voltage	Basic insulation at 780 V rms (1103 V peak)	Basic insulation, V <sub>IORM</sub> = 849 V peak, V <sub>IOSM</sub> = 10 kV peak	Basic insulation at 780 V rms (1103 V peak)
	Reinforced insulation at 390 V rms (552 V peak)		Reinforced insulation at 390 V rms (552 V peak)
	IEC 60601-1 Edition 3.1: basic insulation (1 means of patient protection (MOPP)), 490 V rms (693 V peak)		Tropical climate, altitude ≤5000 m
	CSA 61010-1-12 and IEC 61010-1 third edition:		
	Basic insulation at 300 V rms mains, 780 V secondary (1103 V peak)		
	Reinforced insulation at 300 V rms mains, 390 V secondary (552 V peak)		
File E214100	File 205078	File 2471900-4880-0001	File (pending)

<sup>&</sup>lt;sup>1</sup> In accordance with UL 1577, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the RW-16 wide body [SOIC\_W] package is proof tested by applying an insulation test voltage ≥ 4500 V rms for 1 sec.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM130D/ADuM130E/ADuM131D/ADuM131E in the R-16 narrow body [SOIC\_N] package is proof tested by applying an insulation test voltage ≥ 1059 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

<sup>&</sup>lt;sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM130D/ADuM131D/ADuM131D in the RW-16 wide body [SOIC\_W] package is proof tested by applying an insulation test voltage ≥ 1592 V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

#### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The \* marking on packages denotes DIN V VDE V 0884-10 approval.

Table 14. R-16 Narrow Body [SOIC\_N] Package

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			l to III	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	565	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1059	V peak
Input to Output Test Voltage, Method A		V <sub>pd (m)</sub>		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		848	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC		678	V peak
Highest Allowable Overvoltage		V <sub>IOTM</sub>	4200	V peak
Surge Isolation Voltage Basic	V peak = $10 \text{ kV}$ , $1.2 \mu \text{s}$ rise time, $50 \mu \text{s}$ , $50\% \text{ fall time}$	V <sub>IOSM</sub>	10000	V peak
Surge Isolation Voltage Reinforced	V peak = 10 kV, 1.2 μs rise time, 50 μs, 50% fall time	V <sub>IOSM</sub>	6000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 5)			
Maximum Junction Temperature		Ts	150	°C
Total Power Dissipation at 25°C		Ps	1.64	W
Insulation Resistance at T <sub>S</sub>	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω

Table 15. RW-16 Wide Body [SOIC\_W] Package

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			l to III	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V <sub>IORM</sub>	849	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1592	V peak
Input to Output Test Voltage, Method A		$V_{pd (m)}$		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC		1274	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}, t_{ini} = 60 \text{ sec, } t_m = 10 \text{ sec,}$ partial discharge < 5 pC		1019	V peak
Highest Allowable Overvoltage		V <sub>IOTM</sub>	5300	V peak
Surge Isolation Voltage				
Basic	$V_{PEAK} = 12.8$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	V <sub>IOSM</sub>	12,000	V peak
Reinforced	$V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	V <sub>IOSM</sub>	6000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 6)			
Maximum Junction Temperature		Ts	150	°C
Total Power Dissipation at 25°C		Ps	2.78	W
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 5. Thermal Derating Curve for R-16 Narrow Body [SOIC\_N] Package, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10




Figure 6. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

#### **RECOMMENDED OPERATING CONDITIONS**

#### Table 16.

Parameter	Symbol	Rating
Operating Temperature	T <sub>A</sub>	-40°C to +125°C
Supply Voltages	$V_{DD1}$ , $V_{DD2}$	1.7 V to 5.5 V
Input Signal Rise and Fall Times		1.0 ms

### ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 17.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> ) Range	−65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	−40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> )	−0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> , V <sub>IC</sub> , V <sub>E1</sub> , V <sub>E2</sub> , DISABLE <sub>1</sub> , DISABLE <sub>2</sub> )	$-0.5 \text{ V to V}_{DDI}^{1} + 0.5 \text{ V}$
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> , V <sub>OC</sub> )	$-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DDO}^2} + 0.5 \mathrm{V}$
Average Output Current per Pin <sup>3</sup>	
Side 1 Output Current (I <sub>01</sub> )	−10 mA to +10 mA
Side 2 Output Current (I <sub>02</sub> )	-10 mA to +10 mA
Common-Mode Transients <sup>4</sup>	–150 kV/μs to +150 kV/μs

<sup>&</sup>lt;sup>1</sup> V<sub>DDI</sub> is the input side supply voltage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 18. Maximum Continuous Working Voltage R-16 Narrow Body [SOIC\_N] Package<sup>1</sup>

Parameter	Rating	Constraint <sup>2</sup>
AC Voltage		
Bipolar Waveform		
Basic Insulation	789 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
Reinforced Insulation	403 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
Unipolar Waveform		
Basic Insulation	909 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
Reinforced Insulation	469 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
DC Voltage		
Basic Insulation	558 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
Reinforced Insulation	285 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1

Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 19. Maximum Continuous Working Voltage RW-16 Wide Body [SOIC\_W] Package<sup>1</sup>

Parameter	Rating	Constraint <sup>2</sup>
AC Voltage		
Bipolar Waveform		
Basic Insulation	849 V peak	50-year minimum insulation lifetime
Reinforced Insulation	768 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
<b>Unipolar Waveform</b>		
Basic Insulation	1698 V peak	50-year minimum insulation lifetime
Reinforced Insulation	768 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
DC Voltage		
Basic Insulation	1092 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1
Reinforced Insulation	543 V peak	Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1

<sup>&</sup>lt;sup>1</sup> Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

<sup>&</sup>lt;sup>2</sup> V<sub>DDO</sub> is the output side supply voltage.

<sup>&</sup>lt;sup>3</sup> See Figure 5 for the R-16 narrow body [SOIC\_N] package or Figure 6 for the RW-16 wide body [SOIC\_W] package for the maximum rated current values for various ambient temperatures.

<sup>&</sup>lt;sup>4</sup> Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

<sup>&</sup>lt;sup>2</sup> Insulation lifetime for the specified test condition is greater than 50 years.

<sup>&</sup>lt;sup>2</sup> Insulation lifetime for the specified test condition is greater than 50 years.

#### **TRUTH TABLES**

Table 20. ADuM130D/ADuM131D Truth Table (Positive Logic)

				Default Low (D0),	Default High (D1),	
V <sub>lx</sub> Input <sup>1, 2</sup>	V <sub>DISABLEX</sub> Input <sup>1, 2</sup>	V <sub>DDI</sub> State <sup>2</sup>	V <sub>DDO</sub> State <sup>2</sup>	V <sub>ox</sub> Output <sup>1, 2, 3</sup>	Vox Output1, 2, 3	Test Conditions/Comments
L	L or NC	Powered	Powered	L	L	Normal operation
Н	L or NC	Powered	Powered	Н	Н	Normal operation
Χ	Н	Powered	Powered	L	Н	Inputs disabled, fail-safe output
X <sup>4</sup>	X <sup>4</sup>	Unpowered	Powered	L	Н	Fail-safe output
X <sup>4</sup>	X <sup>4</sup>	Powered	Unpowered	Indeterminate	Indeterminate	

<sup>&</sup>lt;sup>1</sup> L means low, H means high, X means don't care, and NC means not connected.

Table 21. ADuM130E/ADuM131E Truth Table (Positive Logic)

V <sub>lx</sub> Input <sup>1, 2</sup>	V <sub>Ex</sub> Input <sup>1, 2</sup>	V <sub>DDI</sub> State <sup>2</sup>	V <sub>DDO</sub> State <sup>2</sup>	Default Low (E0), V <sub>0x</sub> Output <sup>1, 2, 3</sup>	Default High (E1), V <sub>Ox</sub> Output <sup>1, 2, 3</sup>	Test Conditions/Comments
L	H or NC	Powered	Powered	L	L	Normal operation
Н	H or NC	Powered	Powered	Н	Н	Normal operation
Χ	L	Powered	Powered	Z	Z	Outputs disabled
L	H or NC	Unpowered	Powered	L	Н	Fail-safe output
X <sup>4</sup>	L <sup>4</sup>	Unpowered	Powered	Z	Z	Outputs disabled
X <sup>4</sup>	X <sup>4</sup>	Powered	Unpowered	Indeterminate	Indeterminate	

<sup>&</sup>lt;sup>1</sup> L means low, H means high, X means don't care, and NC means not connected, and Z means high impedance.

<sup>&</sup>lt;sup>2</sup> V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, or C). V<sub>DISABLEX</sub> refers to the input disable signal on the same side as the V<sub>Ix</sub> inputs. V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>&</sup>lt;sup>3</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

<sup>&</sup>lt;sup>4</sup> Input pins (V<sub>Is</sub>, DISABLE<sub>1</sub>, and DISABLE<sub>2</sub>) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

 $<sup>^2</sup>$  V<sub>Ix</sub> and V<sub>Ox</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>Ox</sub> outputs. V<sub>DDO</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>&</sup>lt;sup>3</sup> E0 refers to the ADuM130E0/ADuM131E0 models, D0 refers to the ADuM130D0/ADuM131D0 models, E1 refers to the ADuM130E1/ADuM131E1 models, and D1 refers to the ADuM130D1/ADuM131D1 models. See the Ordering Guide section.

<sup>&</sup>lt;sup>4</sup> Input pins  $(V_{lx}, V_{E1}, and V_{E2})$  on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 7. ADuM130D Pin Configuration




Figure 8. ADuM130E Pin Configuration

**Table 22. Pin Function Descriptions** 

Pin No. <sup>1</sup>								
ADuM130D	ADuM130E	Mnemonic	Description					
1	1	$V_{DD1}$	Supply Voltage for Isolator Side 1.					
2, 8	2, 8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.					
3	3	$V_{IA}$	Logic Input A.					
4	4	V <sub>IB</sub>	Logic Input B.					
5	5	$V_{IC}$	Logic Input C.					
6, 10, 11	6, 7, 11	NIC	No Internal Connection. Leave these pins floating.					
7	Not applicable	DISABLE <sub>1</sub>	Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide.					
9, 15	9, 15	$GND_2$	Ground 2. Ground reference for Isolator Side 2.					
Not applicable	10	V <sub>E2</sub>	Output Enable 2. Active high logic input. When $V_{E2}$ is high or disconnected, the $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are enabled. When $V_{E2}$ is low, the $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are disabled to the high-Z state.					
12	12	Voc	Logic Output C.					
13	13	V <sub>OB</sub>	Logic Output B.					
14	14	V <sub>OA</sub>	Logic Output A.					
16	16	$V_{\text{DD2}}$	Supply Voltage for Isolator Side 2.					

<sup>&</sup>lt;sup>1</sup> Reference the AN-1109 Application Note for specific layout guidelines.



Figure 9. ADuM131D Pin Configuration

Figure 10. ADuM131E Pin Configuration

16 V<sub>DD2</sub>

15 GND<sub>2</sub> 14 V<sub>OA</sub>

13 V<sub>OB</sub>

12 V<sub>IC</sub>

11 NIC

10 V<sub>E2</sub>

9 GND<sub>2</sub>

**Table 23. Pin Function Descriptions** 

Pin No. <sup>1</sup>								
ADuM131D	ADuM131E	Mnemonic	Description					
1	1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.					
2, 8	2, 8	GND₁	Ground 1. Ground reference for Isolator Side 1.					
3	3	VIA	Logic Input A.					
4	4	V <sub>IB</sub>	Logic Input B.					
5	5	Voc	Logic Output C.					
6, 11	6, 11	NIC	No Internal Connection. Leave this pin floating.					
7	Not applicable	DISABLE <sub>1</sub>	Input Disable 1. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide.					
Not applicable	7	V <sub>E1</sub>	Output Enable 1. Active high logic input. When $V_{E1}$ is high or disconnected, the $V_{OC}$ output is enabled. When $V_{E1}$ is low, the $V_{OC}$ output is disabled to the high-Z state.					
9, 15	9, 15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.					
10	Not applicable	DISABLE <sub>2</sub>	Input Disable 2. This pin disables the isolator inputs. Outputs take on the logic state determined by the fail-safe option shown in the Ordering Guide.					
Not applicable	10	V <sub>E2</sub>	Output Enable 2. Active high logic input. When $V_{E2}$ is high or disconnected, the $V_{OA}$ and $V_{OB}$ outputs are enabled. When $V_{E2}$ is low, the $V_{OA}$ and $V_{OB}$ outputs are disabled to the high-Z state.					
12	12	V <sub>IC</sub>	Logic Input C.					
13	13	V <sub>OB</sub>	Logic Output B.					
14	14	Voa	Logic Output A.					
16	16	$V_{\text{DD2}}$	Supply Voltage for Isolator Side 2.					

<sup>&</sup>lt;sup>1</sup> Reference the AN-1109 Application Note for specific layout guidelines.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. ADuM130D/ADuM130E IDD1 Supply Current vs. Data Rate at Various Voltages




Figure 12. ADuM130D/ADuM130E I<sub>DD2</sub> Supply Current vs. Data Rate at Various Voltages




Figure 13. ADuM131D/ADuM131E I<sub>DD1</sub> Supply Current vs. Data Rate at Various Voltages




Figure 14. ADuM131D/ADuM131E  $I_{DD2}$  Supply Current vs. Data Rate at Various Voltages




Figure 15. Propagation Delay (tplh) vs. Temperature at Various Voltages




Figure 16. Propagation Delay( tphl) vs. Temperature at Various Voltages

# APPLICATIONS INFORMATION OVERVIEW

The ADuM130D/ADuM130E/ADuM131D/ADuM131E use a high frequency carrier to transmit data across the isolation barrier using *i*Coupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in Figure 18 and Figure 19, the ADuM130D/ADuM130E/ADuM131D/ADuM131E have very low propagation delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V, offering voltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

Figure 18 illustrates the waveforms for models of the ADuM130D/ADuM130E/ADuM131D/ADuM131E that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the fail-safe output state of low (the ADuM130D0, ADuM131D0, ADuM130E0, and ADuM131E0 models) sets the output to low. For the ADuM130D/ADuM130E/ADuM131D/ADuM131E that have a fail-safe output state of high, Figure 19 illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the fail-safe output state of high (the ADuM130D1, ADuM131D1, ADuM130E1, and ADuM131E1 models) sets the output to high. See the Ordering Guide for the model numbers that have the fail-safe output state of low or the fail-safe output state of high.

#### PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM130D/ADuM130E/ADuM131D/ADuM131E digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for  $V_{\rm DD1}$  and between Pin 15 and Pin 16 for  $V_{\rm DD2}$ . The recommended bypass capacitor value is between 0.01  $\mu F$  and 0.1  $\mu F$ . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 must also be considered, unless the ground pair on each package side is connected close to the package.




Figure 17. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.




Figure 18. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State





Figure 19. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State

#### PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.




Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within a single ADuM130D/ADuM130E/ADuM131D/ADuM131E component.

Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM130D/ADuM130E/ADuM131D/ADuM131E components operating under the same conditions.

#### JITTER MEASUREMENT

Figure 21 shows the eye diagram for the ADuM130D/ADuM130E/ADuM131D/ADuM131E. The measurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS), 2(n-1), n=14, for 5 V supplies. Jitter was measured with the Tektronix Model 5104B oscilloscope, at 1 GHz, 10 GSPS with the DPOJET jitter and eye diagram analysis tools. The result shows a typical measurement on the ADuM130D/ADuM130E/ADuM131D/ADuM131E with 630 ps p-p jitter.



#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

#### **Surface Tracking**

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM130D/ADuM130E/ADuM131D/ADuM131E isolators are presented in Table 9.

#### **Insulation Wear Out**

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. It is the working voltage applicable to tracking that is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC \ RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{ACRMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$
 (2)

where:

 $V_{ACRMS}$  is the time varying portion of the working voltage.  $V_{RMS}$  is the total rms working voltage.

 $V_{DC}$  is the dc offset of the working voltage.

#### **Calculation and Use of Parameters Example**

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 22 and the following equations.

The working voltage across the barrier from Equation 1 is

$$V_{\mathit{RMS}} = \sqrt{{V_{\mathit{AC\ RMS}}}^2 + {V_{\mathit{DC}}}^2}$$

$$V_{PMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V}$$

This  $V_{\text{RMS}}$  value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$V_{ACRMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC\ RMS} = \sqrt{466^2 - 400^2}$$

$$V_{ACRMS} = 240 \text{ V rms}$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 19 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the dc working voltage limit in Table 19 is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.





Figure 22. Critical Voltage Example


### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MS-012-AC

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 23. 16-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-16) Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 16-Lead Standard Small Outline Package [SOIC\_W]
Wide Body
(RW-16)
Dimensions shown in millimeters and (inches)

### **ORDERING GUIDE**

		No. of Inputs,	No. of Inputs,	Withstand Voltage	Fail-Safe				
Model <sup>1</sup>	Temperature Range	V <sub>DD1</sub> Side	V <sub>DD2</sub> Side	Rating (kV rms)	Output State	Input Disable	Output Enable	Package Description	Package Option
ADuM130D1BRZ	-40°C to +125°C	3	0	3.0	High	Yes	No	16-Lead SOIC_N	R-16
ADuM130D1BRZ-RL7	-40°C to +125°C	3	0	3.0	High	Yes	No	16-Lead SOIC_N	R-16
ADuM130D0BRZ	-40°C to +125°C	3	0	3.0	Low	Yes	No	16-Lead SOIC_N	R-16
ADuM130D0BRZ-RL7	-40°C to +125°C	3	0	3.0	Low	Yes	No	16-Lead SOIC_N	R-16
ADuM130E1BRZ	-40°C to +125°C	3	0	3.0	High	No	Yes	16-Lead SOIC_N	R-16
ADuM130E1BRZ-RL7	-40°C to +125°C	3	0	3.0	High	No	Yes	16-Lead SOIC_N	R-16
ADuM130E0BRZ	-40°C to +125°C	3	0	3.0	Low	No	Yes	16-Lead SOIC_N	R-16
ADuM130E0BRZ-RL7	-40°C to +125°C	3	0	3.0	Low	No	Yes	16-Lead SOIC_N	R-16
ADuM130D1BRWZ	-40°C to +125°C	3	0	3.75	High	Yes	No	16-Lead SOIC_W	RW-16
ADuM130D1BRWZ-RL	-40°C to +125°C	3	0	3.75	High	Yes	No	16-Lead SOIC_W	RW-16
ADuM130D0BRWZ	-40°C to +125°C	3	0	3.75	Low	Yes	No	16-Lead SOIC_W	RW-16
ADuM130D0BRWZ-RL	-40°C to +125°C	3	0	3.75	Low	Yes	No	16-Lead SOIC_W	RW-16
ADuM130E1BRWZ	-40°C to +125°C	3	0	3.75	High	No	Yes	16-Lead SOIC_W	RW-16
ADuM130E1BRWZ-RL	−40°C to +125°C	3	0	3.75	High	No	Yes	16-Lead SOIC_W	RW-16
ADuM130E0BRWZ	-40°C to +125°C	3	0	3.75	Low	No	Yes	16-Lead SOIC_W	RW-16
ADuM130E0BRWZ-RL	-40°C to +125°C	3	0	3.75	Low	No	Yes	16-Lead SOIC_W	RW-16
ADuM131D1BRZ	-40°C to +125°C	2	1	3.0	High	Yes	No	16-Lead SOIC_N	R-16
ADuM131D1BRZ-RL7	-40°C to +125°C	2	1	3.0	High	Yes	No	16-Lead SOIC_N	R-16
ADuM131D0BRZ	−40°C to +125°C	2	1	3.0	Low	Yes	No	16-Lead SOIC_N	R-16
ADuM131D0BRZ-RL7	-40°C to +125°C	2	1	3.0	Low	Yes	No	16-Lead SOIC_N	R-16
ADuM131E1BRZ	-40°C to +125°C	2	1	3.0	High	No	Yes	16-Lead SOIC_N	R-16
ADuM131E1BRZ-RL7	-40°C to +125°C	2	1	3.0	High	No	Yes	16-Lead SOIC_N	R-16
ADuM131E0BRZ	-40°C to +125°C	2	1	3.0	Low	No	Yes	16-Lead SOIC_N	R-16
ADuM131E0BRZ-RL7	-40°C to +125°C	2	1	3.0	Low	No	Yes	16-Lead SOIC_N	R-16
ADuM131D1BRWZ	−40°C to +125°C	2	1	3.75	High	Yes	No	16-Lead SOIC_W	RW-16
ADuM131D1BRWZ-RL	−40°C to +125°C	2	1	3.75	High	Yes	No	16-Lead SOIC_W	RW-16
ADuM131D0BRWZ	-40°C to +125°C	2	1	3.75	Low	Yes	No	16-Lead SOIC_W	RW-16
ADuM131D0BRWZ-RL	-40°C to +125°C	2	1	3.75	Low	Yes	No	16-Lead SOIC_W	RW-16
ADuM131E1BRWZ	-40°C to +125°C	2	1	3.75	High	No	Yes	16-Lead SOIC_W	RW-16
ADuM131E1BRWZ-RL	-40°C to +125°C	2	1	3.75	High	No	Yes	16-Lead SOIC_W	RW-16
ADuM131E0BRWZ	-40°C to +125°C	2	1	3.75	Low	No	Yes	16-Lead SOIC_W	RW-16
ADuM131E0BRWZ-RL	-40°C to +125°C	2	1	3.75	Low	No	Yes	16-Lead SOIC_W	RW-16

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

