

Electra House, 32 Southtown Road Great Yarmouth, Norfolk NR31 0DU, England Telephone +44 (0)1493 602602 Fax +44 (0)1493 665111 Email:sales@midasdisplays.com www.midasdisplays.com

MDE0154A152152BW	152 x 152	3-Wire SPI Interface	E-Ink Module			
		Specification				
Version: 1		Date: 13/08/2018				
		Revision				
1 08	/01/2018 Fir	rst Issue.				

Display F	eatures		
Display Size	1.54"		
Resolution	152 x 152		
Orientation	Square		
Appearance	Black, White		110
Logic Voltage	3.3V		OHS ompliant
Interface	SPI		mpliant
Touchscreen	N/A	1 00	mphant
Module Size	37.32 x 31.80 x 1.05mm		
Operating Temperature	0°C ~ +50°C		
Pinout	24 - Way FFC	Box Quantity	Weight / Display
Pitch	0.5mm		

* - For full design functionality, please use this specification in conjunction with the SSD1619A specification.(Provided Separately)

Display Accessories										
Part Number	Description									

Optional Variants										
Appearances	Voltage									

1. General Description

MDE0154A152152BW is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 1.5" active area contains 152×152 pixels, and has 1-bit B/W full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM.LUT, VCOM and border are supplied with each panel.

Features


- 152×152 pixels display
- White reflectance above 35%
- Contrast ratio above 10:1
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor

Application

Electronic Shelf Label System

Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	152(H)×152(V)	Pixel	Dpi:142
Active Area	27.00 (H)×27.00 (V)	mm	
Pixel Pitch	0.177×0.177	mm	
Pixel Configuration	Square		
Outline Dimension	37.32(H)×31.80(V) ×1.05(D)	mm	
Weight	2.1 ± 0.2	g	



Input/Output Terminal

Pin#	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES#	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS#	Chip Select input pin	Note 6-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	supply
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Power Supply pin for Positive Gate driving voltage and VSH	
21	VGH	Positive Gate driving voltage	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

MCU Interface

1. MCU interface selection

The EI154A152152WN can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

BS1 MPU Interface

L 4-lines serial peripheral interface (SPI)

H 3-lines serial peripheral interface (SPI) - 9 bits SPI

Table 7-1: MCU interface selection

2. MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#, The control pins status in 4-wire SPI in writing command/data is shown in Table 7- 2 and the write procedure 4-wire SPI is shown in Figue 7-2

Table 7-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-2: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 7-2: Read procedure in 4-wire SPI mode

3. MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

Table 7-3: Control pins status of 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Note:

- (1)L is connected to V_{SS} and H is connected to V_{DDIO}
- (2)↑ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI




Figure 7-3: Write procedure in 3-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C#=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 7-3: Read procedure in 3-wire SPI mode

design • manufacture • supply

8. Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

- If the Temperature value MSByte bit D11 = 0, then
 The temperature is positive and value (DegC) = + (Temperature value) / 16
- 2. If the Temperature value MSByte bit D11 = 1, then

 The temperature is negative and value (DegC) = \sim (2's complement of Temperature value) / 16

12-bit binary (2's complement)	Hexadecimal Value	Decimal Value	Value [DeqC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

COMMAND TABLE

COMMAND TABLE												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Set the number of gate. Setting for 152 gates is:
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Control	Set A[8:0] = 097h
0	1	-	0	0	0	0	0	0	0	A8		Set B[7:0] = $00h$
0	1	-	0	0	0	0	0	B2	B1	B0		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	Set Gate driving voltage.
0	1	-	0	0	0	A4	A3	A2	A1	A0	Voltage	A[4:0] = 15h [POR], VGH at 19V
											Control	
0	0	04	0	0	0	0	0	1	0	0	Source	Set Source output voltage.
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Driving	A[7:0] = 41h [POR], VSH1 at 15V
			B7	В6	B5	B4	В3	B2	B1	В0	voltage	B[7:0] = A8h [POR], VSH2 at 5V
			C7	C6	C5	C4	C3	C2	C1	C0	Control	C[7:0] = 32h [POR], VSL at -15V
0	0	0C	0	0	0	0	1	1	0	0	Softstart	Set Softstart control.
0	1		1	A6	A5	A4	A3	A2	A1	A0	Control	A[7:0] = 8Eh
0	1		1	В6	В5	B4	В3	B2	B1	В0		B[7:0] = 8Ch
0	1		1	C6	C5	C4	C3	C2	C1	C0		C[7:0] = 86h
0	1		0	0	D5	D4	D3	D2	D1	D0		D[7:0] = 3Fh
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control
0	1	-	0	0	0	0	0	0	A1	A0	Mode	A[1:0] Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode1
												11 Enter Deep Sleep Mode2
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence.
0	1		0	0	0	0	0	A2	A1	A0	mode	A[2:0] = 3h [POR],
											setting	A[1:0] = ID[1:0]
												Address automatic increment / decrement
												setting
												The setting of incrementing or decrementing of the
												address counter can be made independently in each
			1									upper and lower bit of the address.
												00 -Y decrement, X decrement,
												01 –Y decrement, X increment,
												10 –Y increment, X decrement,
				~ .						1	a + 1 1 1 n	11 –Y increment, X increment [POR]
			5									A[2] = AM
				0								Set the direction in which the address counter is
												updated automatically after data is written to the
												RAM.
												When AM= 0, the address counter is updated in the
												X direction. [POR]
												When AM = 1, the address counter is updated in the
0	0	12	0	0	0	1	0	0	1	0	SW RESET	Y direction. It resets the commands and parameters to
0	U	12	U	U	U	1	U	U	1	U	SW KESEI	their S/W Reset default values except
												R10h-Deep Sleep Mode
												During operation, BUSY pad will output high.
												Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready	HV ready detection
	U	14	0	"	0	1	"	1	"	"	Detection	11 v ready detection
											Detection	The command required CLKEN=1 and
												ANALOGEN=1
												Refer to Register 0x22 for detail.
												After this command initiated, HV Ready detection
												starts.
												BUSY pad will output high during detection.
												The detection result can be read from the Status Bit
												Read (Command 0x2F).
		1	<u> </u>	·	1				1		i .	(+ +).

R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI	•
0	1	- 10	0	0	0	0	0	A2	A1	A0	Detection	A[2:0] = 100 [POR], Detect level at 2.3V
S S			, v	V	· ·	· ·	ŭ	712		710	Bacadon	A[2:0]: VCI level Detect A[2:0] level 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit
												Read (Command 0x2F).
0	1	-	0 A7	0 A6	0 A5	1 A4	1 A3	0 A2	0 A1	0 A0	Temperature sensor control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register.
0	1	- \	A11	A10	A9	A8	A7	A6	A5	A4	Sensor	A[11:0] =7FFH[POR]
0	1	-	A3	A2	A1	A0	0	0	0	0	Control (Write to temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature	Read from temperature register.
0	0		A11	A10	A9	A8	A7	A6	A5	A4	Sensor	
0	1		B7 A3	B6 A2	B5 A1	B4 A0	B3 0	B2 0	B1 0	B0 0	Control (Read from temperature register)	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence. The Display Update Sequence Option is located at R22h BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	-	0 A7	0 A6	1 A5		0 A3	0 A2	Al	1 A0	Display Update Control 1	RAM content option for Display Update

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display	Display Update Sequence Option:	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Update	Enable the stage for Master Activatio	n
											Control 2	A[7:0]=FFh (POR)	Parameter
													(in Hex)
												Enable Clock Signal, Then Enable Analog Then DISPLAY for display mode 1 Then Disable Analog	C7
												Then Disable OSC Load LUT from OTP Enable Clock Signal, Then Load LUT for display mode 1 Then Disable OSC	91
		A										Load TS and then Load LUT from OTP Enable Clock Signal, Then Load TS Then Load LUT for display mode 1 Then Disable OSC	Bl
													Parameter (in Hex)
												Enable Clock Signal, Then Enable Analog Then DISPLAY for display mode 2 Then Disable Analog	CF
		d	25	gı			m	an	nU	fa	ctur	Then Disable OSC Load LUT from OTP Enable Clock Signal, Then Load LUT for display mode 2 Then Disable OSC	99
												Load TS and then Load LUT from OTP Enable Clock Signal, Then Load TS Then Load LUT for display mode 2 Then Disable OSC	В9
0	0	24	0	0	1	0	0	1	0	0	Write RAM(BW)	After this command, data entries will into the RAM until another command Address pointers will advance accord For Write pixel: Content of Write RAM(BW)=1 For Black pixel: Content of Write RAM(BW)=0	l is written.
0	0	26	0	0	1	0	0	1	1	0	Write RAM(RED)	After this command, data entries will into the RED RAM until another comwritten. Address pointers will advance For Red pixel: Content of Write RAM(RED)=1 For non-Red pixel[Black or White]: Content of Write RAM(RED)=0	nmand is
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 4 to select reading RAM(BW) / RAM(I until another command is written. Ad pointers will advance accordingly. The 1st byte of data read is dummy defined to the command of the second selection of the command is written.	41h RED)], Idress

	R/W#	D/C#	Hex	D 7	D6	D5	D4	D3	D2	D1	D0	Command		Docari	intion	
O										_			Set followin			is used it will
O																
O												1	A[7:0] = 04	h		
Name													B[7:0] = 631	h		
A			2C		_		_								MCU inter	face
OBB	0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	register			. r=	******
Note																
10h																
14h																
17h -0.6 54h -2.1																
Bib -0.7 58h -2.2																
													1			
24h																
Ch -1.1 68h -2.6													24h	-0.9		
Part																
Status Bit Read Status Bit POR 0x21 A Status Bit Read Status Bit POR 0x21 A A A A A A A A A																
0																
Signature Sign																
O																
O																
1		0	2D	0	0	1	0	1	1	0	1	OTD Pagistan				NA
1			ZD									_				
0	0	1		A/	ΑÜ	AJ	A4	AJ	AZ	ΑI	AU	Acau				
Company Comp	0	1		H7	Н6	H5	H4	Н3	H2	Н1	HO					rm Version
1		_ 1		11/	110	113	11-7	113	.12							
Byte J) [10 bytes] Byte J) [10 bytes J) [10 bytes J) Byte J) [10 bytes Joyn [10 bytes J) Byte J) [10 bytes Joyn [10 bytes J) Byte J) [10 bytes Joyn [10 bytes	0	0	2E	0								User ID Read				
1	1	1		A7	A6	A5	A4	A3	A2	A1	A0				8, Byte A a	nd
1													Byte J) [101	bytes]		
1	1	1	2=									a pi -	D 1	D. F	2.1.7	
0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=0] A[2: Busy flag [Busy flag							_					Status Bit Read				.11
1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O	1	1	-	U	U	U	A4	U	U	Al	A0			eady Detection	nag [POR=	1]
A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively.														lv		
0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[2]: Busy flag [POR=0] 0: Normal 1: Busy flag [POR=0] 0: Normal 1: Busy flag [POR=0] 1: Bus				$\theta \in$	616				n a	a n		ACTH			OR=01	
A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O						p ' '									T)	
A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. 0															t level	
0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively.																
1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O														flag [POR=0]		
A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O 0 32 0 0 1 1 0 0 0 1 0 Write LUT O 1 - A7 A6 A5 A4 A3 A2 A1 A0 O 1 - B7 B6 B5 B4 B3 B2 B1 B0 O 1 - : : : : : : : : : : : : : : : : : :																
Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O														n ID [POR=01]		
A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and comman 0x15 respectively. O														h 1D [1 OK-01]		
Note that Company Co														4] status are not	valid after	RESET, they
0 0 32 0 0 1 1 0 0 1 0 Write LUT register Write LUT register from MCU interface [70 bytes] Write LUT register from MCU interface [70 bytes] (excluding the analog setting and frame setting) 0 1 - B7 B6 B5 B4 B3 B2 B1 B0 0 1 - : : : : : : 0 1 - : : : : : 0 1 - : : : : : 0 1 - : : : : : 0 1 - : : : : : 0 1 - 																
0 1 - A7 A6 A5 A4 A3 A2 A1 A0 0 1 - B7 B6 B5 B4 B3 B2 B1 B0 0 1 - : : : : : : 0 1 - 													0x15 respec	tively.		
0 1 - B7 B6 B5 B4 B3 B2 B1 B0 0 1 - : : : : : : 0 1 - 							1			1						
0 1 - : : : : : : : : : : : : : : : : : : .		-										register	(excluding t	the analog setting	g and fram	e setting)
0 1			-		В6		В4	В3	В2	Bl	В0					
			-	- :	:	- :	:	:	:	-:	-					
						1	1		1	1		Drogram OTD	Drogram OT	TD Calaction ass	ording to th	a OTD Salaatian
selection Control [R38h]			50	U	0	1	1	U	1	1	"				ording to th	COLL SCIECTION
Selection Control [A3011]												5516611011	Comortico	VJ		
The command required CLKEN=1.													The comma	nd required CLI	KEN=1.	
Refer to Register 0x22 for detail.																
BUSY pad will output high during operation.															during ope	ration.
1 0 38 0 0 1 1 1 0 0 Write Register Write Register for User ID		0	38				•	-							_	
1 1 A7 A6 A5 A4 A3 A2 A1 A0 for User ID A[7:0]]~J[7:0]: UserID [10 bytes]	1	1		A7	A6	A5	A4	A3	A2	A1	A0	for User ID	A[7:0]]~J[7	:0]: UserID [10	bytes]	
								**	**							
1 1 J7 J6 J5 J4 J3 J2 J1 J0	1	1		J7	J6	J5	J4	J3	J2	J1	J0					

0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programmi voltage
												Remark: User is required to EXACTLY follow t reference code sequences
0	0	3A	0	0 A6	1 A5	1 A4	1 A3	0 A2	1 A1	0 A0	Set dummy line period	Set A[7:0] = 0Fh
0	0	3B	0	0	1 0	1 0	1 A3	0 A2	1 A1	1 A0	Set Gate line width	Set A[3:0] = 0Ch
0	0	3C	0	0	1	1	1	1	0	0	Border	Select border waveform for VBD
0	1	-	A7	A6	A5	A4	0	0	A1	A0	Waveform	A [7:6] Select VBD
											Control	A[7:6] Select VBD as
												00[POR] GS Transition Define A[1:0]
												01 Fix Level Define A [5:4]
												10 VCOM
												11 HIZ
												A [5:4] Fix Level Setting for VBD
												A[5:4] VBD level
												00[POR] VSS
												01 VSH1
												10 VSL
												11 VSH2
												A[1:0]) GS Transition setting for VBD
												A[1:0] VBD Transition
												00 [POR] LUT0
												01 LUT1
			~ ~	- 1 -	N M				h 100		footil	10 LUT2
		u		ÞΙ	911			Ho	d I	U	actu	11 LUT3
0	0	41	0	1	0	0	0	0	1	0	Read RAM	Read RAM Option
0	1	-	0	0	0	0	0	0	0	A0	Option	A[0] = 0 [POR]
												0 : Read RAM corresponding to 24h 1 : Read RAM corresponding to 26h
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the
0	1	-	0	0	A5	A4	A3	A2	A1	A0	address	window address in the X direction by an
0	1	-	0	0	В5	B4	В3	B2	B1	В0	Start / End	address unit A[5:0] = 00h
											position	B[5:0] = 12h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the window address in the Y direction by an
0	1	-	A7 0	A6	A5	A4	A3 0	A2	A1 0	A0	address Start / End	address unit
0	1	_	B7	0 B6	0 B5	0 B4	B3	0 B2	B1	A8 B0	position	A[8:0] = 097h
0	1		0	0	0	0	0	0	0	B8	1 ^	B[8:0] = 000h
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X -	Make initial settings for the RAM X address in the address
0	1	-	0	0	0	A4	A3	A2	A1	A0	address counter	counter (AC) A[5:0] = 00h
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y - address counter	Make initial settings for the RAM Y address in the address counter (AC) A[8:0] = 097h
0	1	-	A7 0	A6 0	A5 0	A4 0	A3 0	A2 0	A1 0	A0 A8	audiess counter	(
0	0	74	0	1	1	1	0	1	0	0	Set Analog	A[7:0] = 54h
0	1		A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Block control	
		 					1	1	1	0	Set Digital	A[7:0] = 3Bh
0	0	7E	0	1	1	1	1	1	1	U	Set Digital	11[7.0] 3311

Reference Circuit




Figure. 10-1




Figure. 10-2

ABSOLUTE MAXIMUM RATING

Table 11-1: Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{CI}	Logic supply voltage	-0.5 to +6.0	V
T_{OPR}	Operation temperature range	0 to 50	°C
T_{STG}	Storage temperature range	-25 to 60	°C

DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, T_{OPR}=25°C.


Table 12-1: DC Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage	-	VCI	2.2	3.3	3.7	V
VIH	High level input voltage	-	SDA, SCL, CS#, D/C#, RES#,	0.8VDD IO		-	V
VIL	Low level input voltage	-			-	0.2VDDI O	V
VOH	High level output voltage	IOH = -100uA	BUSY	0.9VDD IO	-	-	V
VOL	Low level output voltage	IOL = 100uA		7	-	0.1VDDI O	V
Iupdate	Module operating current	-	-	-	3	-	mA
Isleep	Deep sleep mode	VCI=3.3V			0.6	1	uA

- The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 12-1)
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Midas .
- Vcom value will be OTP before in factory or present on the label sticker.

Note 12-1

The Typical power consumption



Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.2V to 3.7V, T_{OPR} =25 $^{\circ}$ C

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS





Figure 13-1: Serial peripheral interface characteristics

Power Consumption


Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	5.8	-	mAs	-
Deep sleep mode	-	25℃	0.6	-	uA	-

Typical Operating Sequence

1. Normal Operation Flow



2. Reference Program Code



Optical characteristics

1. Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

SYMBOL	PARAMETER	CONDITIO NS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White	30	35	1	%	Note 16-1
Gn	2Grey Level	-	•	DS+(WS-DS)×n(m-1)	ı	L*	-
CR	Contrast Ratio	indoor	-	10	1	1	-
Panel's life	-	0℃~50℃		5years or 1000000 times	-	-	Note 16-2

WS: White state, DS: Dark state

m: 2

Note 16-1: Luminance meter: Eye - One Pro Spectrophotometer

Note 16-2: We guarantee display quality from $0^{\circ}\text{C} \sim 30^{\circ}\text{C}$ generally, If operation ambient temperature from $0 \sim 50^{\circ}\text{C}$, will Offer special waveform by APEX.




2. Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance

Rd: dark reflectance

CR = R1/Rd




3. Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} x (L_{center} / L_{white board})$

 L_{center} is the luminance measured at center in a white area (R=G=B=1) . $L_{white\ board}$ is the luminance of a standard white board . Both are measured with equivalent illumination source . The viewing angle shall be no more than 2 degrees .



HANDLINGSAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification The data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

design • manufacture • supply

Reliability test


	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=50°C, RH=35%RH, For 240Hr	IEC 60 068-2-2Bb	
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T=70°C RH=40%RH For 240Hr Test in white pattern	IEC 60 068-2-2Bb	
4	Low-Temperature Storage	T = -25 °C for 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr	IEC 60 068-2-3CA	5
6	High Temperature, High- Humidity Storage	T=60°C, RH=80%RH, For 480Hr Test in white pattern	IEC 60 068-2-3CA	5
7	Temperature Cycle	-25°C (30min)~70°C (30min) , 50 Cycle Test in white pattern	IEC 60 068-2-14NB	
8	Package Vibration	1.04G,Frequency: 10~500Hz Direction: X,Y,Z Duration:1hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40°C	IEC 60068-2-5 Sa	
11	Electrostatic discharge	Machine model: +/-250V,0 Ω ,200pF	IEC61000-4-2	

Actual EMC level to be measured on customer application.


Note1: The protective film must be removed before temperature test.

Note2: Stay white pattern for storage and non-operation test.

Block Diagram




PartA/PartB specification



Point and line standard

	Ship	ment Inspect	ion Standard				
	Equipme	ent: Electrical test	t fixture, Point gau	ge			
Outline dimension	37.32 (H) × 31.8 (V) ×1.05(D)	Unit: mm	Part-A	Active area	Part-B	Border area	
	Temperature	Humidity	Illuminance	Distance	Time	Angle	
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec		
Defet type	Inspection method	Stan	ndard	Part-A	A	Part-B	
		D≤0	0.25 mm	Ignor	e	Ignore	
Spot	Electric Display	0.25 mm <	D≤0.4 mm	N≤4	Ignore		
		D>(0.4 mm	Not All	ot Allow Iş		
Display unwork	Electric Display	Not A	Not All	Ignore			
Display error	Electric Display	Not Allow Not Allow			Ignore		
	Jacian -	L≤2 mm,	W≤0.2 mm	Ignor	e	Ignore	
Scratch or line defect(include dirt)	Visual/Film card		0mm, 0.2 <w≤ mm,</w≤ 	N≤2	Ignore		
		L>5 mm,	W > 0.3 mm	Not All	Ignore		
		D≤0).2mm	Ignor	e	Ignore	
PS Bubble	Visual/Film card	0.2mm≤D≤0	0.35mm & N≤4	N≤4	Ignore		
		D>0	.35 mm	Not All	ow	Ignore	
		X≤5mm, Y≤	≤0.5mm, Do not a , I	ffect the electro	de circuit		
Side Fragment	Visual/Film card	× ×					
Remark	1.C	annot be defect &	failure cause by ap	pearance defec	t;		
Kemark	2	2.Cannot be larger	size cause by appe	earance defect;			
		L=long W=wid	le D=point size	N=Defects NO			



design • manufacture • supply