

General Description

The XD13085 +5.0V, ±15kV ESD-protected, RS-485/RS-422 transceiver features one driver and one receiver. The device includes fail-safe circuitry, guaranteeing a logic-high receiver output when receiver inputs are open or shorted. The receiver outputs a logic-high if all transmitters on a terminated bus are disabled (high impedance). The XD13085 includes a hot-swap capability to eliminate false transitions on the bus during power-up or hot insertion.

The XD13085 features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

The XD13085 is ideal for half-duplex communications and it draws 1.2mA of supply current when unloaded or when fully loaded with the drivers disabled. The XD13085 has a 1/8-unit load receiver input imped - ance, allowing up to 256 transceivers on the bus.

The XD13085 is available in an 8-pin SO and PDIP packages.

Applications_

Utility Meters

Lighting Systems

Industrial Control

Telecom

Security Systems

Instrumentation

Profibus


Features

- ♦ +5.0V Operation
- ♦ Extended ESD Protection for RS-485/RS-422 I/O Pins ±15kV Human Body Model
- **♦** True Fail-Safe Receiver While Maintaining EIA/TIA-485 Compatibility
- ♦ Hot-Swap Input Structures on DE and RE
- ♦ Enhanced Slew-Rate Limiting Facilitates Error-Free Data Transmission
- **♦ Low-Current Shutdown Mode**
- ♦ Allow Up to 256 Transceivers on the Bus
- ♦ Available in Industry-Standard 8-Pin SO and PDIP Packages

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
13085	-40°C to +85°C	8 SO

Typical Operating Circuit



ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
Supply Voltage (VCC)	+6V
Control Input Voltage (RE, DE)	0.3V to +6V
Driver Input Voltage (DI)	0.3V to +6V
Driver Output Voltage (A, B)	8V to +13V
Receiver Input Voltage (A, B)	8V to +13V
Receiver Output Voltage (RO)	-0.3V to $(VCC + 0.3V)$
Driver Output Current	±250mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
SO (derate 5.9mW/°C above +70°C)	471mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(VCC = +5.0V \pm 10\%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VCC = +5.0V and TA = +25°C.)$ (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS	
DRIVER				•				
V _{CC} Supply-Voltage Range	Vcc			4.5		5.5	V	
		$R_L = 100\Omega$ (RS-422), Figure 1		3		Vcc	V	
Differential Driver Output	V _{OD}	$R_L = 54\Omega (RS-485),$	$R_L = 54\Omega$ (RS-485), Figure 1			Vcc		
		No load				Vcc		
Change in Magnitude of Differential Output Voltage	ΔVOD	$R_L = 100\Omega$ or 54Ω , F	Figure 1 (Note 2)			0.2	V	
Driver Common-Mode Output Voltage	Voc	$R_L = 100\Omega$ or 54Ω , F	Figure 1		Vcc/2	3	V	
Change in Magnitude of Common-Mode Voltage	ΔV _{OC}	$R_L = 100\Omega$ or 54Ω , F	Figure 1 (Note 2)			0.2	V	
Input-High Voltage	VIH	DE, DI, RE		3			V	
Input-Low Voltage	VIL	DE, DI, RE				0.8	V	
Input Hysteresis	VHYS	DE, DI, RE			100		mV	
Input Current	I _{IN1}	DE, DI, RE				±1	μΑ	
Input Impedance First Transition at Power-Up	Rpwup	VDE, VRE = VRE = 2V		3.65		8.8	kΩ	
Input Impedance on First Transition after POR Delay	R _{ft}	VDE = VRE = 2V		7		60	kΩ	
Driver Short-Circuit Output		0 ≤ V _{OUT} ≤ +12V (N	ote 3)	40		250	Λ	
Current		1080	-7V ≤ VOUT ≤ VCC (N	Note 3)	-250		-40	mA mA
Driver Short-Circuit Foldback	loops	(VCC - 1V) ≤ VOUT ≤	+12V (Note 3)	20			mΛ	
Output Current	losdf	$-7V \le V_{OUT} \le +1V$ (N	lote 3)			-20	- mA	
Thermal-Shutdown Threshold	T _{TS}				175		°C	
Thermal-Shutdown Hysteresis	TTSH				15		°C	
Input Current (A and B)	la B	VDE = 0V,	V _{IN} = +12V			125		
mpat Garrent (A and B)	I _{A, B}	$V_{CC} = 0V \text{ or } V_{CC}$ $V_{IN} = -7V$		-100			μA	
RECEIVER								
Receiver Differential Threshold Voltage	VTH	-7V ≤ V _{CM} ≤ +12V		-200	-125	-50	mV	
Receiver Input Hysteresis	ΔVτΗ	VA + VB = 0V			15		mV	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5.0V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5.0V \text{ and } T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
RO Output-High Voltage	Voн	IO = -1mA	V _{CC} - 0.6		V	
RO Output-Low Voltage	Vol	I _O = 1mA			0.4	V
Three-State Output Current at Receiver	lozr	0 ≤ V _O ≤ V _{CC}			≤ 1	μΑ
Receiver Input Resistance	RIN	-7V ≤ V _{CM} ≤ +12V	96			kΩ
Receiver Output Short-Circuit Current	IOSR	0V ≤ V _{RO} ≤ V _{CC}			≤ 110	mA
SUPPLY CURRENT			'			
		No load, VRE = 0V, DE = VCC		1.2	1.8	
Supply Current	Icc	No load, RE = VCC, DE = VCC		1.2	1.8	mA
		No load, $\sqrt{RE} = 0V$, $V_{DE} = 0V$		1.2	1.8	
Supply Current in Shutdown Mode		RE = VCC, VDE = 0V		2.8	10	μΑ
ESD PROTECTION						
		Human Body Model		±15		
ESD Protection for A and B		Contact Discharge IEC 61000-4-2, level 4		±8		kV
		Air-Gap Discharge IEC 61000-4-2		±15		

DRIVER SWITCHING CHARACTERISTICS WITH INTERNAL SRL (500kbps)

 $(V_{CC} = +5.0V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5.0V \text{ and } T_A = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	tDPLH	Cr. FORE Dr. F40 Figures 2 and 2	200		1000	200
Driver Propagation Delay	tDPHL	$C_L = 50 pF$, $R_L = 54 \Omega$, Figures 2 and 3			1000	ns
Driver Differential Output Rise or Fall Time	t _R , t _F	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3	250		900	ns
Differential Driver Output Skew ItDPLH - tDPHLI	tDSKEW	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3			140	ns
Maximum Data Rate			500			kbps
Driver Enable to Output High	t _{DZH}	Figure 4			2500	ns
Driver Enable to Output Low	tDZL	Figure 5			2500	ns
Driver Disable Time from Low	tDLZ	Figure 5			100	ns
Driver Disable Time from High	tDHZ	Figure 4			100	ns
Driver Enable from Shutdown to Output High	tDZH(SHDN)	Figure 4			5500	ns
Driver Enable from Shutdown to Output Low	tDZL(SHDN)	Figure 5			5500	ns
Time to Shutdown	tshdn		50	340	700	ns

RECEIVER SWITCHING CHARACTERISTICS WITH INTERNAL SRL (500kbps)

 $(VCC = +5.0V \pm 10\%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VCC = +5.0V and TA = +25°C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Receiver Propagation Delay	trplh	C _L = 15pF, Figures 6 and 7			200	ns
neceiver Fropagation Delay	trphl				200	110
Receiver Output Skew ItRPLH - tRPHLI	trskew	C _L = 15pF, Figures 6 and 7			30	ns
Maximum Data Rate			500			kbps
Receiver Enable to Output Low	trzl	Figure 8			50	ns
Receiver Enable to Output High	trzh	Figure 8			50	ns
Receiver Disable Time from Low	tRLZ	Figure 8			50	ns
Receiver Disable Time from High	trhz	Figure 8			50	ns
Receiver Enable from Shutdown to Output High	trzh(SHDN)	Figure 8			5500	ns
Receiver Enable from Shutdown to Output Low	trzl(SHDN)	Figure 8			5500	ns
Time to Shutdown	tshdn		50	340	700	ns

- Note 1: All currents into the device are positive. All currents out of the device are negative. All voltages are referred to device ground, unless otherwise noted.
- Note 2: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.
- **Note 3:** The short-circuit output current applies to peak current just prior to foldback current limiting. The short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

Test Circuits and Waveforms




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays

Test Circuits and Waveforms (continued)




Figure 4. Driver Enable and Disable Times (tDHZ, tDZH, tDZH(SHDN))





Figure 5. Driver Enable and Disable Times (tDZL, tDLZ, tDLZ(SHDN))

Test Circuits and Waveforms (continued)






Figure 6. Receiver Propagation Delay Test Circuit

Figure 7. Receiver Propagation Delays





Figure 8. Receiver Enable and Disable Times


Typical Operating Characteristics


 $(V_{CC} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)


(VCC = +5.0V, TA = +25°C, unless otherwise noted.)









RECEIVER PROPAGATION DELAY (500kbps)



DRIVER PROPAGATION DELAY (500kbps)



Pin Configuration_____



Pin Description _____

PIN	NAME	FUNCTION
1	RO	Receiver Output. When \overline{RE} is low and if $(A - B) \ge -50 \text{mV}$, RO is high; if $(A - B) \le -200 \text{mV}$, RO is low.
2	RE	Receiver Output Enable. Drive \overline{RE} low to enable RO; RO is high impedance when \overline{RE} is high. Drive \overline{RE} high and DE low to enter low-power shutdown mode. \overline{RE} is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details).
3	DE	Driver Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode. DE is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details).
4	DI	Driver Input. With DE high, a low on DI forces noninverting output low and inverting output high. Similarly, a high on DI forces noninverting output high and inverting output low.
5	GND	Ground
6	А	Noninverting Receiver Input and Noninverting Driver Output
7	В	Inverting Receiver Input and Inverting Driver Output
8	Vcc	Positive Supply $V_{CC} = +5.0V \pm 10\%$. Bypass V_{CC} to GND with a $0.1\mu F$ capacitor.

Function Tables_____

TRANSMITTING						
	OUTI	PUTS				
RE	DE	DI	В	Α		
X	1	1	0	1		
X	1	0	1	0		
0	0	X	High-Z	High-Z		
1	0	X	Shutdown			

RECEIVING						
	INPUTS					
RE	DE	A-B	RO			
0	X	≥ -50mV	1			
0	X	≤ -200mV	0			
0	X	Open/shorted	1			
1	1	X	High-Z			
1	0	X	Shutdown			

Detailed Description

The XD13085 high-speed transceiver for RS-485/RS-422 communication contains one driver and one receiver. This device features fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the *Fail-Safe* section). The XD13085 also features a hot-swap capability allowing line insertion without erroneous data transfer (see the *Hot-Swap Capability* section). The XD13085 features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

The XD13085 is a half-duplex transceiver and operates from a single +5.0V supply. Drivers are output short-circuit current limited. Thermal-shutdown circuitry protects drivers against excessive power dissipation. When activated, the thermal-shutdown circuitry places the driver outputs into a high-impedance state.

Fail-Safe

The XD13085 guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver input threshold between -50mV and -200mV. If the differential receiver input voltage (A - B) is greater than or equal to -50mV, RO is logic-high. If (A - B) is less than or equal to -200mV, RO is logic-low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0V by the termination. With the receiver threshold of the XD13085, this results in a logic-high with a 50mV minimum noise margin. Unlike previous fail-safe devices, the -50mV to -200mV threshold complies with the ±200mV EIA/TIA-485 standard.

Hot-Swap Capability Hot-Swap Inputs

When circuit boards are inserted into a hot or powered backplane, differential disturbances to the data bus can lead to data errors. Upon initial circuit board insertion, the data communication processor undergoes its own power-up sequence. During this period, the processor's logic-output drivers are high impedance and are unable to drive the DE and $\overline{\text{RE}}$ inputs of these devices to a defined logic level. Leakage currents up to $\pm 10\mu\text{A}$ from the high-impedance state of the processor's logic drivers could cause standard CMOS enable inputs of a transceiver to drift to an incorrect logic level.

Additionally, parasitic circuit board capacitance could cause coupling of VCC or GND to the enable inputs. Without the hot-swap capability, these factors could improperly enable the transceiver's driver or receiver.

When V_{CC} rises, an internal pulldown circuit holds DE low and \overline{RE} high. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

Hot-Swap Input Circuitry

The enable inputs feature hot-swap capability. At the input there are two nMOS devices, M1 and M2 (Figure 9). When V_{CC} ramps from zero, an internal 7 μ s timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 500 μ A current sink, and M1, a 100 μ A current sink, pull DE to GND through a 5 μ C resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100 μ C that can drive DE high. After 7 μ S, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance




Figure 9. Simplified Structure of the Driver Enable Pin (DE)

CMOS input. Whenever VCC drops below 1V, the hot-swap input is reset.

For \overline{RE} there is a complementary circuit employing two pMOS devices pulling \overline{RE} to VCC.

±30kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver output and receiver input of the XD13085 have extra protection against static electricity. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the XD13085 keeps working without latchup or damage.

ESD protection can be tested in various ways. The transmitter output and receiver input of the XD13085 are characterized for protection to the following limits:

- ±15kV using the Human Body Model
- ±8kV using the Contact Discharge method specified in IEC 61000-4-2
- ±15kV using the Air-Gap Discharge method specified in IEC 61000-4-2

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.




Figure 10a. Human Body ESD Test Model

Human Body Model

Figure 10a shows the Human Body Model, and Figure 10b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k}\Omega$ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The XD13085 helps you design equipment to meet IEC 61000-4-2, without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 10c shows the IEC 61000-4-2 model, and Figure 10d shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.

Machine Model

The machine model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. The objective is to emulate the stress caused when I/O pins are contacted by handling equipment during test and assembly. Of course, all pins require this protection, not just RS-485 inputs and outputs.




Figure 10b. Human Body Current Waveform




Figure 10c. IEC 61000-4-2 ESD Test Model

Applications Information

The standard RS-485 receiver input impedance is $12k\Omega$ (1-unit load), and the standard driver can drive up to 32-unit loads. The XD13085 has a 1/8-unit load receiver input impedance (96k Ω), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of the XD13085, as well as other RS-485 transceivers with a total of 32-unit loads or fewer, can be connected to the line.

Reduced EMI and Reflections

The XD13085 features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

Low-Power Shutdown Mode

Low-power shutdown mode is initiated by bringing both \overline{RE} high and DE low. In shutdown, the devices typically draw only 2.8µA of supply current.

RE and DE can be driven simultaneously; the devices are guaranteed not to enter shutdown if RE is high and DE is low for less than 50ns. If the inputs are in this state for at least 700ns, the devices are guaranteed to enter shutdown.




Figure 10d. IEC 61000-4-2 ESD Generator Current Waveform

Enable times t_{ZH} and t_{ZL} (see the *Switching Characteristics* section) assume the devices were not in a low-power shutdown state. Enable times $t_{ZH(SHDN)}$ and $t_{ZL(SHDN)}$ assume the devices were in shutdown state. It takes drivers and receivers longer to become enabled from low-power shutdown mode ($t_{ZH(SHDN)}$, $t_{ZL(SHDN)}$) than from driver/receiver-disable mode (t_{ZH} , t_{ZL}).

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see the *Typical Operating Characteristics*). The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +175°C (typ).

Line Length

The RS-485/RS-422 standard covers line lengths up to 4000ft. For line lengths greater than 4000ft, it may be necessary to implement a line repeater.