## DAC8248

## FEATURES

Two Matched 12-Bit DACs on One Chip
12-Bit Resolution with an 8-Bit Data Bus
Direct Interface with 8-Bit Microprocessors
Double-Buffered Digital Inputs
RESET to Zero Pin
12-Bit Endpoint Linearity ( $\pm \mathbf{1 / 2}$ LSB) Over Temperature
+5 V to +15 V Single Supply Operation
Latch-Up Resistant
Improved ESD Resistance
Packaged in a Narrow 0.3" 24-Pin DIP and 0.3" 24-Pin SOL Package
Available in Die Form
APPLICATIONS
Multichannel Microprocessor-Controlled Systems
Robotics/Process Control/Automation
Automatic Test Equipment

Programmable Attenuator, Power Supplies, Window Comparators<br>Instrumentation Equipment<br>Battery Operated Equipment

## GENERAL DESCRIPTION

The DAC 8248 is a dual 12 -bit, double-buffered, CM OS digital-to-analog converter. It has an 8-bit wide input data port that interfaces directly with 8 -bit microprocessors. It loads a 12-bit word in two bytes using a single control; it can accept either a least significant byte or most significant byte first. For designs with a 12 -bit or 16-bit wide data path, choose the DAC8222 or DAC 8221.

## PIN CONNECTIONS

24-Pin 0.3" Cerdip (W Suffix), 24-Pin Epoxy DIP (P Suffix), 24-Pin SOL (S Suffix)


The D AC 8248's double-buffered digital inputs allow both DAC's analog output to be updated simultaneously. This is particularly useful in multiple DAC systems where a common $\overline{\text { LDAC }}$ signal updates all DAC s at the same time. A single RESET pin resets both outputs to zero.
The D AC 8248's monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The DAC consists of two thin-film R-2R resistor ladder networks, two 12-bit, two 8-bit, and two 4-bit data registers, and control logic circuitry. Separate reference input and feedback resistors are provided for each D AC. T he DAC 8248

## FUNCTIONAL BLOCK DIAGRAM

REV. B


[^0]One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## DAC8248- SPECIFICATIONS

ELECTRICAL CHARACTERIST|CS (@ $V_{D D}=+5 \mathrm{~V}$ or $+15 \mathrm{~V} ; \mathrm{V}_{\text {REF } A}=V_{\text {REF }}=+10 \mathrm{~V} ; \mathrm{V}_{\text {OUTA }}=V_{\text {OUT } \mathrm{B}}=0 \mathrm{~V} ; \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}$; $T_{A}=$ Full Temp Range specified in Absolute Maximum Ratings; unless otherwise noted. Specifications apply for DAC A and DAC B.)

|  |  |  | DAC8248 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Min | Typ | Max |  |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution | N |  | 12 |  |  | Bits |
| Relative Accuracy | INL | D AC 8248A/E/G |  |  | $\pm 1 / 2$ | LSB |
|  |  | DAC8248F/H |  |  | $\pm 1$ | LSB |
| Differential N onlinearity Full-Scale Gain Error ${ }^{1}$ | D NL | All Grades are Guaranteed M onotonic |  |  | $\pm 1$ | LSB |
|  | $\mathrm{G}_{\text {FSE }}$ | D AC 8248A/E |  |  | $\pm 1$ | LSB |
|  |  | DAC8248G |  |  | $\pm 2$ | LSB |
|  |  | DAC8248F/H |  |  | $\pm 4$ | LSB |
| Gain T emperature C oefficient ( $\Delta \mathrm{G}$ ain/ $\Delta \mathrm{T}$ emperature) | TCGFS | (N otes 2, 3) <br> All Digital Inputs $=0 \mathrm{~s}$ |  | $\pm 2$ | $\pm 5$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Output Leakage Current $I_{\text {out a }}$ (Pin 2), $\mathrm{I}_{\text {out в }}(\operatorname{Pin} 24)$ | $I_{\text {LKG }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=\mathrm{F} \text { ull } \mathrm{T} \text { emperature Range } \end{aligned}$ |  | $\pm 5$ | $\begin{aligned} & \pm 10 \\ & \pm 50 \end{aligned}$ | nA |
| Input Resistance (VREFA, ref b) | $\mathrm{R}_{\text {REF }}$ | $\mathrm{T}_{\mathrm{A}}=\mathrm{F}$ ull $\mathrm{T}^{2}$ emperature Range <br> (N ote 4) | 8 | 11 | $\pm 50$ | k n , |
| Input Resistance M atch | $\frac{\Delta \mathrm{R}_{\text {REF }}}{\mathrm{R}_{\text {REF }}}$ |  |  | $\pm 0.2$ | $\pm 1$ | \% |
| DIGITAL INPUTS Digital Input High | $V_{\text {INH }}$ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ | 2.4 |  |  | V |
|  |  | $V_{D D}=+15 \mathrm{~V}$ | 13.5 |  |  | V |
| D igital Input Low | $\mathrm{V}_{\text {INL }}$ | $V_{D D}=+5 \mathrm{~V}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}$ |  |  | 1.5 | V |
| Input Current ( $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$ and $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ ) |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 0.001$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {IN }}$ | $\mathrm{T}_{\mathrm{A}}=\mathrm{Full}$ T emperature Range |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Input C apacitance | $\mathrm{C}_{\text {IN }}$ | $\hat{D B} 0-D B 11$ |  |  | 10 | pF |
|  |  | $\overline{\mathrm{WR}}, \overline{\mathrm{LDAC}}, \overline{\mathrm{DAC} \mathrm{A}} / \mathrm{DAC}$ B, $\overline{\mathrm{LSB}} / \mathrm{M} \mathrm{SB}, \overline{\mathrm{RESET}}$ |  |  | 15 | pF |
|  |  |  |  |  |  |  |
| Supply Current | $I_{\text {D }}$ | Digital Inputs $=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |  |  | 2 | mA |
|  |  | D igital Inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {D }}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| DC Power Supply Rejection Ratio ( $\Delta \mathrm{G}$ ain/ $\Delta \mathrm{V}_{\mathrm{DD}}$ ) | PSRR | $\Delta \mathrm{V}_{\text {DD }}= \pm 5 \%$ |  |  | 0.002 | \%/\% |
| AC PERFORM ANCE CHARACTERISTICS ${ }^{2}$ |  |  |  |  |  |  |
| Propagation D elay ${ }^{5,6}$ | $\mathrm{t}_{\text {PD }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 350 | ns |
| Output Current Setting T ime ${ }^{6,7}$ | $t_{s}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{S}$ |
| Output Capacitance | $\mathrm{C}_{0}$ | Digital Inputs = All 0s |  |  |  |  |
|  |  | Cout a, Cout b <br> Digital Inputs = All 1s |  |  | 90 | pF |
|  |  | $\mathrm{C}_{\text {Out a }}, \mathrm{C}_{\text {out b }}$ |  |  | 120 | pF |
| AC Feedthrough at lout a or Iout b |  | $V_{\text {Ref A }}$ to Iout $; V_{\text {Ref }}=20 \mathrm{~V}$ p-p $\mathrm{f}=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | -70 | dB |
|  | $\mathrm{FT}_{\mathrm{B}}$ | $\begin{aligned} & V_{\text {REF B }} \text { to IOUTB; } V_{\text {REF }}=20 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=100 \mathrm{kHz} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  |  | -70 | dB |

DAC8248

| Parameter <br> Switching Characteristics (Notes 2, 8) | Symbol | Conditions | DAC8248 |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { (Note 9) } \end{aligned}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \\ & \hline \text { All Temps } \\ & \text { (Note 10) } \end{aligned}$ |  |
| $\overline{\overline{L S B}} / \mathrm{M}$ SB Select to |  |  |  |  |  |  |  |
| W rite Set-Up Time | $\mathrm{t}_{\text {CBS }}$ |  | 130 | 170 | 180 | 80 | $n \mathrm{nmin}$ |
| LSB/M SB Select to |  |  |  |  |  |  |  |
| W rite H old T ime | $\mathrm{t}_{\text {CBH }}$ |  | 0 | 0 | 0 | 0 | $n s$ min |
| DAC Select to |  |  |  |  |  |  |  |
| W rite Set-Up T ime | $\mathrm{t}_{\text {AS }}$ |  | 180 | 210 | 220 | 80 | $n \mathrm{nmin}$ |
| DAC Select to |  |  |  |  |  |  |  |
| W rite H old T ime | $\mathrm{t}_{\text {AH }}$ |  | 0 | 0 | 0 | 0 | $n \mathrm{nmin}$ |
| LDAC to |  |  |  |  |  |  |  |
| W rite Set-U p T ime | $\mathrm{t}_{\text {LS }}$ |  | 120 | 150 | 160 | 80 | $n \mathrm{nmin}$ |
| LDAC to |  |  |  |  |  |  |  |
| W rite H old T ime | $t_{\text {LH }}$ |  | 0 | 0 | 0 | 0 | $n \mathrm{nmin}$ |
| D ata Valid to |  |  |  |  |  |  |  |
| W rite Set-U p Time | $t_{\text {D }}$ |  | 160 | 210 | 220 | 70 | $n s$ min |
| D ata Valid to |  |  |  |  |  |  |  |
| W rite H old T ime | $t_{\text {DH }}$ |  | 0 | 0 | 0 | 10 | $n \mathrm{nmin}$ |
| Write Pulse W idth | $t_{\text {WR }}$ |  | 130 | 150 | 170 | 90 | $n \mathrm{nmin}$ |
| LDAC Pulse Width | $\mathrm{t}_{\text {LWD }}$ |  | 100 | 110 | 130 | 60 | $n s$ min |
| Reset Pulse Width | $\mathrm{t}_{\text {RWD }}$ |  | 80 | 90 | 90 | 60 | $n s$ min |

NOTES
${ }^{1}$ M easured using internal $R_{F B A}$ and $R_{F B}$. Both $D A C$ digital inputs $=111111111111$.
${ }^{2}$ Guaranteed and not tested.
${ }^{3} \mathrm{G}$ ain TC is measured from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or from $+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MAX }}$.
${ }^{4}$ A bsolute $T$ emperature Coefficient is approximately $+50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
${ }^{5}$ From $50 \%$ of digital input to $90 \%$ of final analog output current. $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}$; OUT A, OUT B load $=100 \Omega, \mathrm{C}_{\text {EXT }}=13 \mathrm{pF}$.
${ }^{6} \mathrm{WR}, \overline{\mathrm{LDAC}}=0 \mathrm{~V}$; DB0-DB7 $=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{DD}}$ to 0 V .
${ }^{7}$ Settling time is measured from $50 \%$ of the digital input change to where the output settles within $1 / 2 \mathrm{LSB}$ of full scale.
${ }^{8}$ See Timing Diagram.
${ }^{9}$ T hese limits apply for the commercial and industrial grade products.
${ }^{10}$ These limits also apply as typical values for $\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}$ with +5 V CM OS logic levels and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Specifications subject to change without notice.


## DAC8248

( continued from page 1)
operates on a single supply from +5 V to +15 V , and it dissipates less than 0.5 mW at +5 V (using zero or $\mathrm{V}_{\text {DD }}$ logic levels). The device is packaged in a space-saving 0.3 ", 24 -pin DIP.
The DAC 8248 is manufactured with PMI's highly stable thinfilm resistors on an advanced oxide-isolated, silicon-gate, CM OS technology. PM I's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

## ABSOLUTE MAXIMUM RATINGS

| ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) |  |
| :---: | :---: |
| $V_{D D}$ to AGND | +17 V |
| $V_{D D}$ to DGND | $0 \mathrm{~V},+17 \mathrm{~V}$ |
| AGND to DGND | -0.3 V, V ${ }_{\text {DD }}+0.3 \mathrm{~V}$ |
| D igital Input V oltage to DGND | -0.3 V, V $\mathrm{VDD}^{\text {+ }}+0.3 \mathrm{~V}$ |
| Iout a, Iout b to AGND | -0.3 V, V $\mathrm{V}_{\text {D }}+0.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {ref }}$, $\mathrm{V}_{\text {Ref }}$ to to AGND |  |
| $V_{\text {RFb }}, \mathrm{V}_{\text {RFb }}$ to to $A G D$ | V |
| O perating T emperature R ange |  |
| AW Version | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| EW, FW, FP Versions | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| GP, HP, HS Versions | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$ |  |
| Storage T emperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| L ead T emperature (Soldering, | $+300^{\circ}$ |


| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}{ }^{\mathbf{1}}$ | $\boldsymbol{\theta}_{\boldsymbol{\jmath C}}$ | Units |
| :--- | :--- | :--- | :--- |
| 24-Pin H ermetic DIP (W) | 69 | 10 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 24-Pin Plastic DIP (P) | 62 | 32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 24-Pin SOL (S) | 72 | 24 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## NOTE

${ }^{1} \theta_{\text {IA }}$ specified for worst case mounting conditions, i.e., $\theta_{\text {IA }}$ is specified for device in socket for cerdip and P-DIP packages; $\theta_{\text {JA }}$ is specified for device soldered to printed circuit board for SOL package.

## CAUTION

1. Do not apply voltages higher than $V_{D D}$ or less than $G N D$ potential on any terminal except $\mathrm{V}_{\text {REF }}$ and $\mathrm{R}_{\mathrm{FB}}$.
2. The digital control inputs are Zener-protected; however, permanent damage may occur on unprotected units from high energy electrostatic fields. K eep units in conductive foam at all times until ready to use.
3. Do not insert this device into powered sockets; remove power before insertion or removal.
4. Use proper antistatic handling procedures.
5. Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute M aximum Ratings for extended periods. This is a stress rating only and functional operation at or above this specification is not implied.

## ORDERING GUIDE ${ }^{1}$

| Model | Relative Accuracy ( +5 V or $+\mathbf{1 5 V}$ ) | Gain Error <br> ( +5 V or $+\mathbf{1 5} \mathrm{V}$ ) | Temperature Range | Package Description |
| :---: | :---: | :---: | :---: | :---: |
| DAC 8248 A W ${ }^{2}$ | $\pm 1 / 2$ LSB | $\pm 1$ LSB | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24-Pin Cerdip |
| DAC 8248 EW | $\pm 1 / 2$ LSB | $\pm 1$ LSB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Pin Cerdip |
| DAC 8248 P P | $\pm 1 / 2$ L SB | $\pm 2$ LSB | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24-Pin Plastic DIP |
| DAC 8248FW | $\pm 1$ LSB | $\pm 4$ LSB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Pin Cerdip |
| DAC 8248H P | $\pm 1$ LSB | $\pm 4 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24-Pin Plastic DIP |
| DAC8248FP | $\pm 1$ LSB | $\pm 4 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Pin Plastic DIP |
| DAC 8248H S ${ }^{3}$ | $\pm 1$ LSB | $\pm 4 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24-Pin SOL |

NOTES
${ }^{1}$ Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages.
${ }^{2}$ F or devices processed in total compliance to M IL-ST D -883, add/883 after part number. C onsult factory for 883 data sheet.
${ }^{3}$ F or availability and burn-in information on SO and PLCC packages, contact your local sales office.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the D AC 8248 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## DICE CHARACTERISTICS



| 1. AGND | 13. NC |
| :---: | :---: |
| 2. Iouta | 14. DB1 |
| 3. $\mathrm{R}_{\text {FB } A}$ | 15. DBO(LSB) |
| 4. $V_{\text {REF }}$ a | 16. RESET |
| 5. DGND | 17. LSB/MSB |
| 6. DB7(MSB) | 18. $\overline{\text { DAC A/ DAC B }}$ |
| 7. DB6 | 19. $\overline{\text { LDAC }}$ |
| 8. DB5 | 20. $\overline{W R}$ |
| 9. DB4 | 21. $\mathrm{V}_{\mathrm{DD}}$ |
| 10. DB3 | 22. $V_{\text {REF } B}$ |
| 11. DB2 | 23. $\mathrm{R}_{\text {FB }}$ B |
| 12. NC | 24. Iout b |

SUBSTRATE (DIE BACKSIDE) IS INTERNALLY CONNECTED TO VD.

Die Size $0.124 \times 0.132$ inch, 16,368 sq. mils
$(3.15 \times 3.55 \mathrm{~mm}, 10.56 \mathrm{sq} . \mathrm{mm})$

WAFER TEST LIM|TS @ $V_{D D}=+5 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\text {REF } A}=V_{\text {REF } ~}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUTA } A}=V_{\text {OUT } \mathrm{B}}=0 \mathrm{~V}$; AGND $=\operatorname{DGND}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Parameter | Symbol | Conditions | DAC8248G <br> Limit | Units |
| :---: | :---: | :---: | :---: | :---: |
| Relative Accuracy | IN L | Endpoint Linearity Error | $\pm 1$ | LSB max |
| D ifferential N onlinearity | D N L | All G rades are Guaranteed M onotonic | $\pm 1$ | LSB max |
| F ull-Scale G ain Error ${ }^{1}$ | $\mathrm{G}_{\text {FSE }}$ | Digital Inputs = 111111111111 | $\pm 4$ | LSB max |
| Output Leakage <br> (Iout a, Iout b) | $I_{\text {LKG }}$ | ```D igital Inputs =0000 0000 0000 Pads 2 and 24``` | $\pm 50$ | $n A$ max |
| Input Resistance <br> (V Ref a, $\mathrm{V}_{\text {Ref b }}$ ) | $\mathrm{R}_{\text {REF }}$ | Pads 4 and 22 | 8/15 | $k \Omega \min / \mathrm{k} \Omega$ max |
| $\mathrm{V}_{\text {Ref A }}, \mathrm{V}_{\text {Ref }}$ I I put | $\frac{\Delta \mathrm{R}_{\text {REF }}}{\mathrm{R}^{\text {REF }}}$ |  |  |  |
| R esistance M atch | $\mathrm{R}_{\text {REF }}$ |  | $\pm 1$ | \% max |
| Digital Input High | $\mathrm{V}_{\text {INH }}$ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ | 2.4 | $\checkmark$ min |
|  |  | $V_{\text {DD }}=+15 \mathrm{~V}$ | 13.5 | $V$ min |
| Digital Input Low | $V_{\text {INL }}$ | $V_{D D}=+5 \mathrm{~V}$ | 0.8 | $V$ max |
|  |  | $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}$ | 1.5 | $V$ max |
| Digital Input Current | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$; $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ | $\pm 1$ | $\mu \mathrm{A}$ max |
| Supply Current | $I_{\text {DD }}$ | All Digital Inputs $\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ | 2 | mA max |
|  |  | All Digital Inputs 0 V or $\mathrm{V}_{\text {D }}$ | 0.1 | $m A \max$ |
| DC Supply Rejection ( $\Delta \mathrm{G}$ ain/ $\Delta \mathrm{V}_{\mathrm{DD}}$ ) | PSR | $\Delta \mathrm{V}_{\mathrm{DD}}= \pm 5 \%$ | 0.002 | \%/\% max |

## NOTES

${ }^{1} M$ easured using internal $R_{F B A}$ and $R_{F B B}$.
Electrical tests are performed at wafer probe to the limits shown. D ue to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. C onsult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

DAC8248- Typical Performance Characteristics


Channel-to-Channel Matching (DAC $A \& B$ are Superimposed)


Nonlinearity vs. $V_{\text {REF }}$


Nonlinearity vs. Code (DAC A \& B are Superimposed)


Differential Nonlinearity vs. $V_{\text {REF }}$


Nonlinearity vs. $V_{\text {REF }}$


Nonlinearity vs. Code at $T_{A}=-55^{\circ} \mathrm{C}$, $+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ for DAC A \& B (All Superimposed)


Differential Nonlinearity vs. $V_{\text {REF }}$


Nonlinearity vs. $V_{D D}$


Absolute Gain Error Change vs. $V_{\text {REF }}$


Full-Scale Gain Error vs. Temperature


Logic Input Threshold Voltage vs. Supply Voltage ( $V_{D D}$ )


Supply Current vs. Temperature


Supply Current vs. Logic Input Voltage

Output Leakage Current vs. Temperature



Multiplying Mode Frequency Response vs. Digital Code


Analog Crosstalk vs. Frequency


Five Cycle Update

## Write Timing Cycle Diagram

## PARAMETER DEFINITIONS

## RESOLUTION (N)

The resolution of a DAC is the number of states ( $2^{n}$ ) that the full-scale range ( $F$ SR) is divided (or resolved) into; where n is equal to the number of bits.

## RELATIVE ACCURACY (INL)

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

## DIFFERENTIAL NONLINEARITY (DNL)

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than $\pm 1$ LSB may be nonmonotonic. $\pm 1 / 2$ LSB INL guarantees monotonicity and $\pm 1 \mathrm{LSB}$ maximum DNL.

## GAIN ERROR ( $\mathrm{G}_{\mathrm{FSE}}$ )

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

Refer to PM I 1990/91 D ata Book, Section 11, for additional digital-to-analog converter definitions.

## GENERAL CIRCUIT DESCRIPTION

## CONVERTER SECTION

The DAC 8248 incorporates two multiplying 12-bit current output CM OS digital-to-analog converters on one monolithic chip. It contains two highly stable thin-film R-2R resistor ladder networks, two 12-bit DAC registers, two 8-bit input registers, and two 4-bit input registers. It also contains the D AC control logic circuitry and 24 single-pole, double-throw N M OS transistor current switches.

Figure 1 shows a simplified circuit for the R-2R ladder and transistor switches for a single DAC. R is typically $11 \mathrm{k} \Omega$. The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 2 shows a single N M OS transistor switch.


Figure 1. Simplified Single DAC Circuit Configuration. (Switches Are Shown For All Digital Inputs at Zero)


Figure 2. N-Channel Current Steering Switch
The binary-weighted currents are switched between Iout and AGND by the transistor switches. Selection between Iout and AGND is determined by the digital input code. It is important to keep the voltage difference between I IOUT and AGND terminals as close to zero as practical to preserve data sheet limits. It is easily accomplished by connecting the DAC's AGND to the noninverting input of an operational amplifier and $\mathrm{I}_{\text {OUT }}$ to the inverting input. The amplifier's feedback resistor can be eliminated by connecting the op amp's output directly to the DAC's $R_{F B}$ terminal (by using the DAC's internal feedback resistor, $\mathrm{R}_{F B}$ ). The amplifier also provides the current-to-voltage conversion for the DAC's output current.
The output voltage is dependent on the DAC's digital input code and $V_{\text {REF }}$, and is given by:

$$
V_{\text {OUT }}=V_{\text {REF }} \times D / 4096
$$

where $D$ is the digital input code integer number that is between 0 and 4095.
The DAC's input resistance, $R_{\text {REF }}$, is always equal to a constant value, $R$. $T$ his means that $V_{\text {REF }}$ can be driven by a reference voltage or current, ac or dc (positive or negative). It is recommended that a low temperature-coefficient external $R_{F B}$ resistor be used if a current source is employed.
The DAC's output capacitance ( $\mathrm{C}_{\text {Out }}$ ) is code dependent and varies from 90 pF (all digital inputs low) to 120 pF (all digital inputs high).
To ensure accuracy over the full operating temperature range, permanently turned "ON" M OS transistor switches were included in series with the feedback resistor ( $\mathrm{R}_{\mathrm{FB}}$ ) and the $\mathrm{R}-2 \mathrm{R}$ ladder's terminating resistor (see Figure 1). The gates of these NM OS transistors are internally connected to $\mathrm{V}_{\mathrm{DD}}$ and will be turned "OFF" (open) if $V_{D D}$ is not applied. If an op amp is using the $D A C$ ' $s R_{F B}$ resistor to close its feedback loop, then $V_{D D}$ must be applied before or at the same time as the op amp's supply; this will prevent the op amp's output from becoming "open circuited" and swinging to either rail. In addition, some applications require the DAC's ladder resistance to fall within a certain range and are measured at incoming inspection; $V_{D D}$ must be applied before these measurements can be made.

## DIGITAL SECTION

The DAC 8248's digital inputs are TTL compatible at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ and CM OS compatible at $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}$. They were designed to convert T T L and CM OS input logic levels into voltage levels that will drive the internal circuitry. The DAC 8248 can use +5 V CM OS logic levels with $V_{D D}=+12 \mathrm{~V}$; however, supply current will increase to approximately $5 \mathrm{~mA}-6 \mathrm{~mA}$.
Figure 3 shows the DAC's digital input structure for one bit. This circuitry drives the DAC registers. Digital controls, $\phi$ and $\bar{\phi}$, shown are generated from the DAC's input control logic circuitry.


Figure 3. Digital Input Structure For One Bit
The digital inputs are electrostatic-discharge (ESD) protected with two internal distributed diodes as shown in Figure 3; they are connected between $V_{D D}$ and DGND. Each input has a typical input current of less than 1 nA .
The digital inputs are CM OS inverters and draw supply current when operating in their linear region. U sing a +5 V supply, the linear region is between +1.2 V to +2.8 V with current peaking at +1.8 V . U sing a +15 V supply, the linear region is from +1.2 V to +12 V (current peaking at +3.9 V ). It is recommended that the digital inputs be operated as close to the power supply voltage and DGND as is practically possible; this will keep supply currents to a minimum. T he DAC 8248 may be operated with any supply voltage between the range of +5 V to +15 V and still perform to data sheet limits.
The DAC8248's 8-bit wide data port loads a 12-bit word in two bytes: 8 -bits then 4 -bits (or 4 -bits first then 8 -bits, at users discretion) in a right justified data format. This data is loaded into the input registers with the $\overline{\mathrm{LSB}} / \mathrm{M} \mathrm{SB}$ and $\overline{\mathrm{WR}}$ control pins.
$D$ ata transfer from the input registers to the DAC registers can be automatic. It can occur upon loading of the second data byte into the input register, or can occur at a later time through a strobed transfer using the $\overline{\mathrm{LDAC}}$ control pin.


Figure 4. Four Cycle Update Timing Diagram


Figure 5. Five Cycle Update Timing Diagram

## DAC8248

## AUTOMATIC DATA TRANSFER MODE

D ata may be transferred automatically from the input register to the DAC register. The first cycle loads the first data byte into the input register; the second cycle loads the second data byte and simultaneously transfers the full 12-bit data word to the DAC register. It takes four cycles to load and transfer two complete digital words for both DAC's, see Figure 4 (F our C ycle U pdate Timing Diagram) and the M ode Selection Table.

## STROBED DATA TRANSFER MODE

Strobed data transfer allows the full 12-bit digital word to be loaded into the input registers and transferred to the DAC registers at a later time. T his transfer mode requires five cycles: four to load two new data words into both DACs, and the fifth to transfer all data into the DAC registers. See Figure 5 (Five Cycle U pdate Timing Diagram) and the M ode Selection Table.

Strobed data transfer separating data loading and transfer operations serves two functions: the DAC output updating may be more precisely controlled, and multiple DACs in a multiple DAC system can be updated simultaneously.

## RESET

The D AC 8248 comes with a $\overline{\text { RESET }}$ pin that is useful in system calibration cycles and/or during system power-up. All registers are reset to zero when $\overline{\text { RESET }}$ is low, and latched at zero on the rising edge of the $\overline{\text { RESET }}$ signal when $\overline{\text { WRITE }}$ is high.

INTERFACE CONTROL LOGIC
The DAC 8248's control logic is shown in Figure 6. This circuitry interfaces with the system bus and controls the DAC functions.


Figure 6. Input Control Logic

MODE SELECTION TABLE

| DIGITAL INPUTS |  |  |  |  | REGISTER STATUS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { DAC A/B }}$ | $\overline{\text { WR }}$ | $\overline{\text { LSB }} / \mathbf{M S B}$ | RESET | LDAC | DAC A |  | DAC B |  |  |
|  |  |  |  |  | Input Register | DAC | Inpu | ster | DAC |
|  |  |  |  |  | LSB MSB | Register | LSB | MSB | Register |
| L | L | L | H | H | WR LAT | LAT | LAT | LAT | LAT |
| L | L | L | H | L | WR LAT | WR | LAT | LAT | WR |
| L | L | H | H | H | LAT WR | LAT | LAT | LAT | LAT |
| L | L | H | H | L | LAT WR | WR | LAT | LAT | WR |
| H | L | L | H | H | LAT LAT | LAT | WR | LAT | LAT |
| H | L | L | H | L | LAT LAT | WR | WR | LAT | WR |
| H | L | H | H | H | LAT LAT | LAT | LAT | WR | LAT |
| H | L | H | H | L | LAT LAT | WR | LAT | WR | WR |
| X | H | X | H | H | LAT LAT | LAT | LAT | LAT | LAT |
| X | H | X | H | L | LAT LAT | WR | LAT | LAT | WR |
| X | X | X | L | X | ALL REGISTERS ARE RESET TO ZEROS ZEROS ARE LATCHED IN ALL REGISTERS |  |  |  |  |
| X | H | X | 5 | X |  |  |  |  |  |

[^1]
## INTERFACE CONTROL LOGIC PIN FUNCTIONS

$\overline{\text { LSB }} / \mathrm{MSB}$ - (PIN 17) LEAST SIGNIFICANT BIT (Active Low)/ MOST SIGNIFICANT BIT (Active High). Selects lower 8-bits (LSBs) or upper 4-bits (M SBs); either can be loaded first. It is used with the $\overline{\mathrm{WR}}$ signal to load data into the input registers. D ata is loaded in a right justified format.
$\overline{\text { DAC A/DAC B - (PIN 18) DAC SELECTION. Active low }}$ for DAC A and Active High for DAC B.
$\overline{\mathbf{W R}}$ - (PIN 20) $\overline{\text { WRITE }}$ - Active Low. U sed with the $\overline{\mathrm{LSB}} /$ M SB signal to load data into the input registers, or A ctive High to latch data into the input registers.
$\overline{\text { LDAC }}$ - (PIN 19) LOAD DAC. U sed to transfer data simultaneously from DAC A and DAC B input registers to both DAC output registers. The DAC register becomes transparent (activity on the digital inputs appear at the analog output) when both $\overline{\mathrm{WR}}$ and $\overline{\mathrm{LDAC}}$ are low. D ata is latched into the output registers on the rising edge of $\overline{\text { LDAC. }}$
RESET - (PIN 16) - Active Low. F unctions as a zero override; all registers are forced to zero when the $\overline{\mathrm{RESET}}$ signal is low. All registers are latched to zeros when the write signal is high and $\overline{\text { RESET goes high. }}$

## APPLICATIONS INFORMATION

## UNIPOLAR OPERATION

Figure 7 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC 8248 and OP270 dual op amp (use two OP42s for applications requiring higher speeds), and T able I shows the corresponding code table. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required.

Table I. Unipolar Binary Code Table (Refer to Figure 7)

| Binary Number in DAC Register MSB <br> LSB | Analog Output, $\mathrm{V}_{\text {Out }}$ (DAC A or DAC B) |
| :---: | :---: |
| 111111111111 | $-\mathrm{V}_{\text {REF }}\left(\frac{4095}{4096}\right)$ |
| 100000000000 | $-\mathrm{V}_{\text {REF }}\left(\frac{2048}{4096}\right)=-\frac{1}{2} \mathrm{~V}_{\text {REF }}$ |
| 000000000001 | $-\mathrm{V}_{\text {REF }}\left(\frac{1}{4096}\right)$ |
| 000000000000 | 0 V |
| NOTE$1 \text { LSB }=\left(2^{-12}\right)\left(V_{\text {REF }}\right)=\frac{1}{4096}\left(V_{\text {REF }}\right)$ |  |
|  |  |

L ow temperature-coefficient (approximately $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ ) resistors or trimmers should be used. M aximum full-scale error without these resistors for the top grade device and $\mathrm{V}_{\text {REF }}=$ $\pm 10 \mathrm{~V}$ is $0.024 \%$, and $0.049 \%$ for the low grade. C apacitors C 1 and C2 provide phase compensation to reduce overshoot and ringing when high-speed op amps are used.
F ull-scale adjustment is achieved by loading the appropriate DAC's digital inputs with 111111111111 and adjusting R1 (or R3 for DAC B) so that:

$$
V_{\text {OUT }}=V_{\text {REF }} \times\left(\frac{4095}{4096}\right)
$$

Full-scale can also be adjusted by varying $\mathrm{V}_{\text {REF }}$ voltage and eliminating R1, R2, R3, and R4. Zero adjustment is performed by


Figure 7. Unipolar Configuration (2-Ouadrant Multiplication)
loading the appropriate DAC's digital inputs with 00000000 0000 and adjusting the op amp's offset voltage to 0 V . It is recommended that the op amp offset voltage be adjusted to less than $10 \%$ of $1 \mathrm{LSB}(244 \mu \mathrm{~V})$, and over the operating temperature range of interest. This will ensure the DAC's monotonicity and minimize gain and linearity errors.

## BIPOLAR OPERATION

The bipolar (offset binary) 4-quadrant configuration using the DAC8248 is shown in Figure 8, and the corresponding code is shown in T able II. The circuit makes use of the OP470, a quad op amp (use four OP42s for applications requiring higher speeds).
The full-scale output voltage may be adjusted by varying $\mathrm{V}_{\text {REF }}$ or the value of R 5 and R8, and thus eliminating resistors R1, R2,
$R 3$, and $R 4$. If resistors $R 1$ through $R 4$ are omitted, then $R 5, R 6$, R 7 (R8, R9, and R10 for DAC B) should be ratio-matched to $0.01 \%$ to keep gain error within data sheet specifications. The resistors should have identical temperature coefficients if operating over the full temperature range.
Zero and full-scale are adjusted in one of two ways and are at the users discretion. Zero-output is adjusted by loading the appropriate DAC's digital inputs with 100000000000 and varying R1 (R3 for DAC B) so that $\mathrm{V}_{\text {out a }}$ (or $\mathrm{V}_{\text {out b }}$ ) equals 0 V . If R1, R2 (R3, R4 for DAC B) are omitted, then zero output can be adjusted by varying R6, R 7 ratios (R9, R10 for DAC B). Full-scale is adjusted by loading the appropriate DAC's digital inputs with 111111111111 and varying R5 (R8 for DAC B).

Table II. Bipolar (Offset Binary) Code Table (Refer to Figure 8)

| Binary Number in <br> DAC Register <br> MSB $\quad$ LSB | Analog Output, Vout <br> (DAC A or DAC B ) |
| :--- | :--- |
| 111111111111 | $+V_{\text {REF }}\left(\frac{2047}{2048}\right)$ |
| 100000000001 | $+V_{\text {REF }}\left(\frac{1}{2048}\right)$ |
| 100000000000 | 0 V |
| 011111111111 | $-V_{\text {REF }}\left(\frac{1}{2048}\right)$ |
| 000000000000 | $-V_{\text {REF }}\left(\frac{2048}{2048}\right)$ |

NOTE:
$1 \mathrm{LSB}=\left(2^{-11}\right)\left(\mathrm{V}_{\text {REF }}\right)=\frac{1}{2048}\left(\mathrm{~V}_{\text {REF }}\right)$

## SINGLE SUPPLY OPERATION

## CURRENT STEERING MODE

Because the DAC 8248's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well for single supply operation in the current steering mode configuration. This means that AGND can be raised above system


Figure 8. Bipolar Configuration (4-Quadrant Multiplication)

## DAC8248

ground as shown in Figure 9. The output voltage will be between +5 V and +10 V depending on the digital input code. The output expression is given by:

$$
V_{\text {OUT }}=V_{\text {OS }} \times(D / 4096)\left(V_{\text {OS }}\right)
$$

where $\mathrm{V}_{0 S}=$ Offset Reference V oltage ( +5 V in Figure 9)
$D=$ Decimal Equivalent of the Digital Input W ord

## VOLTAGE SWITCHING MODE

Figure 10 shows the DAC 8248 in another single supply configuration. T he R-2R ladder is used in the voltage switching mode and functions as a voltage divider. The output voltage (at the $V_{\text {Ref }}$ pin) exhibits a constant impedance $R$ (typically $11 \mathrm{k} \Omega$ ) and must be buffered by an op amp. The $R_{F B}$ pins are not used and are left open. T he reference input voltage must be maintained within +1.25 V of $A G N D$, and $\mathrm{V}_{\mathrm{DD}}$ between +12 V and +15 V ; this ensures that device accuracy is preserved.
The output voltage expression is given by:

$$
V_{\text {OUT }}=V_{\text {REF }}(D / 4096)
$$

where $D=$ Decimal Equivalent of the Digital Input W ord

## APPLICATIONS TIPS

## GENERAL GROUND MANAGEMENT

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.
The DAC8248's AGND and DGND pins should betied together at the device socket to prevent digital transients from appearing at the analog output. This common point then becomes the single ground point connection. AGND and DGND is then brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections are practical or allowed, then the device should be placed as close as possible to the systems single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

## POWER SUPPLY DECOUPLING

Power supplies used with the D AC 8248 should be well filtered and regulated. Local supply decoupling consisting of a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic is highly recommended. The capacitors should be connected between the $V_{D D}$ and $\operatorname{DGND}$ pins and at the device socket.


Figure 9. Single Supply Operation (Current Switching Mode)

*REGISTERS AND DIGITAL CIRCUITRY OMITTED FOR SIMPLICITY.
Figure 10. Single Supply Operation (Voltage Switching Mode)


Figure 11. Digitally-Programmable Window Detector (Upper/Lower Limit Detector)

## MICROPROCESSOR INTERFACE CIRCUITS

The DAC 8248 s versatile loading structure allows direct interface to an 8 -bit microprocessor. Its simplicity reduces the number of required glue logic components. Figures 12 and 13 show the DAC 8248 interface configurations with the M C 6809 and M C 68008 microprocessors.


Figure 12. DAC8248 to MC6809 Interface

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 24-Lead Cerdip

(Q-24)


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
DAC8248FSZ-REEL DAC8248FSZ DAC8248FPZ DAC8248GPZ


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    L = Low, H = High, X = D on't C are, WR = Registers Being Loaded, LAT = Registers Latched.

