

3.3 VOLT CMOS ASYNCHRONOUS FIFO

512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9 IDT72V01, IDT72V02 IDT72V03, IDT72V04 IDT72V05, IDT72V06

LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

FFATURFS:

- 3.3V family uses less power than the 5 Volt 7201/7202/7203/7204/ 7205/7206 family
- 512 x 9 organization (72V01)
- 1,024 x 9 organization (72V02)
- 2,048 x 9 organization (72V03)
- 4,096 X 9 organization (72V04)
- 8,192 x 9 organization (72V05)
- 16,384 X 9 organization (72V06)
- · Functionally compatible with 720x family
- Low-power consumption
 - Active: 180 mW (max.)
 - Power-down: 18 mW (max.)
- 15 ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- Available in 32-pin PLCC
- Industrial temperature range (-40°C to +85°C) is available
- · Green parts available, see ordering information

DESCRIPTION:


The IDT72V01/72V02/72V03/72V04/72V05/72V06 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/7202/7203/7204/7205/7206. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins. The devices have a maximum data access time as fast as 25 ns.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit (\overline{RT}) capability that allows for reset of the read pointer to its initial position when \overline{RT} is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

These FIFOs are fabricated using high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

FUNCTIONAL BLOCK DIAGRAM




IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

NOVEMBER 2017

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Rating	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
VIH ⁽¹⁾	Input High Voltage	2.0	1	Vcc+0.5	V
VIL ⁽²⁾	Input Low Voltage	-	1	0.8	V
TA	Operating Temperature Commercial	0	-	70	°C
TA	Operating Temperature Industrial	-40	_	85	°C

NOTES:

- 1. For $\overline{RT}/\overline{RS}/\overline{XI}$ input, $V_{IH} = 2.6V$ (commercial). For $\overline{RT}/\overline{RS}/\overline{XI}$ input, $V_{IH} = 2.8V$ (military).
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

PLCC (J32-1, order code: J)

TOP VIFW

(Commercial: $Vcc = 3.3V \pm 0.3V$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $Vcc = 3.3V \pm 0.3V$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

		IDT7 IDT7 IDT7 Commercial	72V01 72V02 72V03 72V04 & Industrial ⁽¹⁾ 25, 35 ns	IDT: IDT: Commercial tA = 15,		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ILI ⁽²⁾	Input Leakage Current (Any Input)	-1	1	-1	1	μA
ILO ⁽³⁾	Output Leakage Current	-10	10	-10	10	μA
Vон	Output Logic "1" Voltage Іон = –2mA	2.4	_	2.4	_	V
VoL	Output Logic "0" Voltage IoL = 8mA	_	0.4	_	0.4	V
ICC1 ^(4,5)	Active Power Supply Current	_	60	_	75	mA
ICC2 ^(4,6)	Standby Current (R=W=RS=FL/RT=VIH)	_	5	_	5	mA

NOTES:

- 1. Industrial temperature range product for the 25ns speed grade is available as a standard device. All other speed grades are available by special order.
- 2. Measurements with $0.4 \le V_{IN} \le V_{CC}$.
- 3. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.
- 4. Tested with outputs open (Iout = 0).
- 5. Tested at f = 20 MHz.
- 6. All Inputs = Vcc 0.2V or GND + 0.2V.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

1. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: $Vcc = 3.3V \pm 0.3V$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $Vcc = 3.3V \pm 0.3V$, $Ta = -40^{\circ}C$ to $+85^{\circ}C$)

(00	CIAI: VCC = $3.3V \pm 0.3V$, IA = 0° C to + 70° C; Inc					0	!-1	
		Commercial IDT72V01L15		Com'l and Ind'l ⁽²⁾ IDT72V01L25		Commercial IDT72V01L35		
		IDT72V01L15 IDT72V02L15		IDT72V01L25 IDT72V02L25		IDT72V01L35		
			IDT72V03L15		IDT72V02L25		IDT72V02L33	
		IDT72V	IDT72V04L15		IDT72V04L25		IDT72V04L35	
		IDT72V	IDT72V05L15 IDT72V06L15		IDT72V05L25 IDT72V06L25		IDT72V05L35	
Symbol	Parameter	Min.	Max.	Min.	Max.	IDT72V06L35 Min. Max.		Unit
fs	Shift Frequency		40		28.5	_	22.2	MHz
trc	Read Cycle Time	25	_	35	_	45	_	ns
tA	Access Time	_	15	_	25	_	35	ns
trr	Read Recovery Time	10	_	10	_	10	_	ns
trpw	Read Pulse Width ⁽³⁾	15	_	25	_	35	_	ns
trlz	Read Pulse Low to Data Bus at Low Z ⁽⁴⁾	3	_	3	_	3	_	ns
twLz	Write Pulse High to Data Bus at Low Z ^(4,5)	5	_	5	_	5	_	ns
tov	Data Valid from Read Pulse High	5	_	5	_	5	_	ns
trhz	Read Pulse High to Data Bus at High Z ⁽⁴⁾	_	15		18	_	20	ns
twc	Write Cycle Time	25	_	35	_	45	_	ns
twpw	Write Pulse Width ⁽³⁾	15	_	25	_	35	_	ns
twr	Write Recovery Time	10	_	10	_	10	_	ns
tos	Data Setup Time	11	_	15	_	18	_	ns
tDH .	Data Hold Time	0	_	0	_	0	_	ns
trsc	Reset Cycle Time	25	_	35	_	45	_	ns
trs	Reset Pulse Width ⁽³⁾	15	_	25	_	35	_	ns
trss	Reset Setup Time ⁽⁴⁾	15	_	25	_	35	_	ns
trsr	Reset Recovery Time	10	_	10	_	10	_	ns
trtc	Retransmit Cycle Time	25	_	35	_	45	_	ns
trt	Retransmit Pulse Width ⁽³⁾	15	_	25	_	35	_	ns
trts	Retransmit Setup Time ⁽⁴⁾	15	_	25	_	35	_	ns
trtr	Retransmit Recovery Time	10	_	10	_	10	_	ns
tefl	Reset to Empty Flag Low	_	25	_	35	_	45	ns
theh,eeh	Resetto Half-Full and Full Flag High	_	25	_	35	_	45	ns
trtf	Retransmit Low to Flags Valid	_	25	_	35	_	45	ns
tref	Read Low to Empty Flag Low	_	15	_	25	_	30	ns
trff	Read High to Full Flag High	T -	15	_	25	_	30	ns
trpe	Read Pulse Width after EF High	15	_	25	_	35	_	ns
tweF	Write High to Empty Flag High	T -	15	_	25	_	30	ns
twff	Write Low to Full Flag Low	T -	15	_	25	_	30	ns
twhF	Write Low to Half-Full Flag Low	_	25	_	35	_	45	ns
trhf	Read High to Half-Full Flag High	_	25	_	35	_	45	ns
twpf	Write Pulse Width after FF High	15	_	25	_	35	_	ns
txol	Read/Write to XO Low	_	15	_	25	_	35	ns
tхон	Read/Write to XO High	_	15	_	25	_	35	ns
txı	XI Pulse Width ⁽³⁾	15	_	25	_	35	_	ns
txir	XI Recovery Time	10	_	10	_	10	_	ns
txis	XI Setup Time	10	_	10	_	10	_	ns

- 1. Timings referenced as in AC Test Conditions.
- 2. Industrial temperature range product for the 25ns speed grade is available as a standard device. All other speed grades are available by special order.
- 3. Pulse widths less than minimum value are not allowed.
- 4. Values guaranteed by design, not currently tested.5. Only applies to read data flow-through mode.

ACTEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
OutputLoad	See Figure 1




Figure 1. Output Load

* Includes scope and jig capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. Areset is required after power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., trss before the rising edge of \overline{RS}) and should not change until trsr after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}).

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data setup and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ($\overline{\text{HF}}$) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ($\overline{\text{HF}}$) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (R)

Aread cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (Qo-Q8) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after tweF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

These FIFOs can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 512/1,024/2,048/4,096/8,192/16,384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}), depending on the relative locations of the read and write pointers.

EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (FF)

The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full-Flag (\overline{FF}) will go LOW after 512/1,024/2,048/4,096/8,192/16,384 writes to the IDT72V01/72V02/72V03/72V04/72V05/72V06.

EMPTY FLAG (EF)

The Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG (XO/HF)


This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ($\overline{\text{HF}}$) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ($\overline{\text{HF}}$) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS (Q0 - Q8)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read (\overline{R}) is in a HIGH state.



NOTES:

- 1. $\overline{\mathsf{EF}}$, $\overline{\mathsf{FF}}$, $\overline{\mathsf{HF}}$ may change status during Reset, but flags will be valid at trsc.
- 2. \overline{W} and \overline{R} = V_{IH} around the rising edge of \overline{RS} .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{F}F$ is monitored on the device where \overline{W} is used; $\overline{E}F$ is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

SINGLE DEVICE MODE

A single IDT72V01/72V02/72V03/72V04/72V05/72V06 may be used when the application requirements are for 512/1,024/2,048/4,096/8,192/16,384 words or less. These devices are in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

These FIFOs can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096/8,192/16,384 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04/72V05/72V06s. Any depth can be attained by adding additional IDT72V01/72V02/72V03/72V04/72V05/72V06s. These devices operate in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

USAGE MODES:

WIDTH EXPANSION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ($\overline{\text{EF}}$, $\overline{\text{FF}}$ and $\overline{\text{HF}}$) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04/72V05/72V06s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04/72V05/72V06s (Figure 13).

BIDIRECTIONAL OPERATION

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04/72V05/72V06s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twef + ta) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after trans. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.




Figure 12. Block Diagram of Single 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 and 16,384 x 9 FIFO




Figure 13. Block Diagram of 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18, 8,192 x 18 and 16,384 x 18 FIFO Memory Used in Width Expansion Mode

TABLE 1 — RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

	Inputs		Internal Status		Outputs			
Mode	RS	RT	Χī	Read Pointer	Write Pointer	ĒĒ	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Χ	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

^{1.} Pointer will increment if flag is HIGH

TABLE 2 — RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs			Internal Status		Outputs	
Mode	RS	FL	ΧĪ	Read Pointer	Write Pointer	ĒĒ	FF
Reset First Device	0	0	(1)	LocationZero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	LocationZero	Location Zero	0	1
Read/Write	1	Х	(1)	X	Х	Х	Х

NOTE

1. \overline{X} is connected to \overline{XO} of previous device. See Figure 14. \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output





Figure 14. Block Diagram of 1,536 x 9, 3,072 x 9, 6,144 x 9, 12,288 x 9, 24,576 x 9 and 49,152 x 9 FIFO Memory (Depth Expansion)



1. For depth expansion block see section on Depth Expansion and Figure 14.

2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION



3033 drw 21

NOTES:

- 1. Industrial temperature range product for the 25ns speed grade is available as a standard device. All other speed grades are available by special order.
- Green parts are available. For specific speeds and packages contact your local sales office.
 LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice PDN# SP-17-02

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

72V02L25J 72V05L15JG 72V02L15J 72V01L25JI 72V06L25J 72V02L35J 72V06L35J 72V06L35J 72V06L35J 72V03L25J8
72V06L25JI 72V04L25J 72V02L35J8 72V04L35J8 72V01L15J8 72V04L15J 72V04L35J 72V03L25JGI8
72V05L25JGI8 72V02L25JGI8 72V03L25JGI8 72V05L25J8 72V01L35J8 72V05L35J 72V05L25J 72V04L25JI
72V05L15J 72V04L15J8 72V03L25J 72V03L15J 72V03L35J 72V03L25JI 72V02L15JG 72V02L25J8 72V03L15JG
72V06L15JG 72V01L35J 72V01L25J 72V06L25JGI 72V02L25JGI 72V04L25JGI 72V05L25JGI 72V05L25JGI 72V02L15JG8
72V03L15JG8 72V01L15JG8 72V04L15JG8 72V06L15JG8 72V05L15JG8 72V03L25JGI 72V05L25JGI 72V04L25J8
72V02L25JI 72V01L15J 72V01L15JG 72V05L25JI8 72V03L25JI8 72V04L25JI8 72V04L25JI8
72V01L25JI8 72V02L15J8 72V05L35J8 72V06L35J8 72V03L35J8 72V06L25JI8 72V04L25JI8 72V04L25JI8
72V04L15JG 72V01L25J8 72V06L15J8 72V03L35J8