

# BQ25303J Standalone 1-Cell, 17-V, 3.0-A Battery Charger with JEITA Battery **Temperature Monitoring**

#### 1 Features

- Standalone charger and easy to configure
- High-efficiency, 1.2-MHz, synchronous switchmode buck charger
  - 92.5% charge efficiency at 2A from 5-V input for 1-cell battery
  - 91.8% charge efficiency at 2A from 9-V input for 1-cell battery
- Single input to support USB input and high voltage adaptors
  - Support 4.1-V 17-V input voltage range with 28-V absolute maximum input voltage rating
  - Input Voltage Dynamic Power Management (VINDPM) tracking battery voltage
- High integration
  - Integrated reverse blocking and synchronous switching MOSFET
  - Internal input and charge current sense
  - Internal loop compensation
  - Integrated bootstrap diode
- 4.1-V / 4.2-V / 4.35-V / 4.4-V charge voltage
- 3.0-A maximum fast charge current
- 200-nA low battery leakage current at 4.5-V V<sub>BAT</sub>
- 4.25-µA VBUS supply current in IC disable mode
- Charge current thermal regulation at 120°C
- Precharge current: 10% of fast charge current
- Termination current: 10% of fast charge current
- Charge accuracy
  - ±0.5% charge voltage regulation
  - ±10% charge current regulation
- Safety
  - Thermal regulation and thermal shutdown
  - Input Under-Voltage Lockout (UVLO) and Over-Voltage Protection (OVP)
  - Battery overcharge protection
  - Safety timer for precharge and fast charge
  - Charge disabled if current setting pin ICHG is open or short
  - JEITA Battery temperature protection
  - Fault report on STAT pin
- Available in WQFN 3x3-16 package

### 2 Applications

- Wireless speaker
- Gaming
- Cradle charger
- Medical


## 3 Description

The BQ25303J is a highly-integrated standalone switch-mode battery charger for 1-cell Li-ion and Lipolymer batteries. The BQ25303J supports 4.1-V to 17-V input voltage and 3-A fast charge current. The integrated current sensing topology of the device enables high charge efficiency and low BOM cost. The best-in-class 200-nA low quiescent current of the device conserves battery energy and maximizes the shelf time for portable devices. The BQ25303J is available in a 3x3 WQFN package for easy 2-layer layout and space limited applications.

#### **Device Information**

PART NUMBER(1)	PACKAGE	BODY SIZE (NOM)
BQ25303J	RTE	3.00mm x 3.00mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Application** 



## **Table of Contents**

1 Features1	9.3 Feature Description	.15
2 Applications1	9.4 Device Functional Modes	.20
3 Description1	10 Application and Implementation	.21
4 Revision History2	10.1 Application Information	21
5 Description (continued)3	10.2 Typical Applications	21
6 Device Comparison Table4	11 Power Supply Recommendations	.27
7 Pin Configuration and Functions5	12 Layout	.28
8 Specifications7	12.1 Layout Guidelines	28
8.1 Absolute Maximum Ratings7	12.2 Layout Example	. 28
8.2 ESD Ratings 7	13 Device and Documentation Support	.30
8.3 Recommended Operating Conditions7	13.1 Device Support	30
8.4 Thermal Information8	13.2 Receiving Notification of Documentation Updates.	.30
8.5 Electrical Characteristics8	13.3 Support Resources	30
8.6 Timing Requirements10	13.4 Trademarks	. 30
8.7 Typical Characteristics12	13.5 Electrostatic Discharge Caution	.30
9 Detailed Description13	13.6 Glossary	.30
9.1 Overview	14 Mechanical, Packaging, and Orderable	
9.2 Functional Block Diagram14	Information	31

# 4 Revision History

DATE	REVISION	NOTES
February 2021	*	Initial release.



### 5 Description (continued)

The BQ25303J supports 4.1-V to 17-V input to charge single cell batteries. The BQ25303J provides up to 3-A continuous charge current to a single cell 1S battery The device features fast charging for portable devices. Its input voltage regulation delivers maximum charging power to the battery from input source. The solution is highly integrated with an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3).

The BQ25303J features lossless integrated current sensing to reduce power loss and BOM cost with minimized component count. It also integrates a bootstrap diode for the high-side gate drive and battery temperature monitor to simplify system design. The device initiates and completes a charging cycle without host control. The BQ25303J charge voltage and charge current are set by external resistors. The BQ25303J detects the charge voltage setting at startup and charges the battery in four phases: battery short, pre-conditioning, constant current, and constant voltage. At the end of the charging cycle, the charger automatically terminates if the charge current is below the termination current threshold and the battery voltage is above the recharge threshold. When the battery voltage falls below the recharge threshold, the charger will automatically start another charging cycle. The charger provides various safety features for battery charging and system operations, including battery temperature monitoring based on negative temperature coefficient (NTC) thermistor, charge safety timer, input over-voltage and over-current protections, as well as battery over-voltage protection. Pin open and short protection is also built in to protect against the charge current setting pin ICHG accidently open or short to GND. The thermal regulation regulates charge current to limit die temperature during high power operation or high ambient temperature conditions.

The STAT pin output reports charging status and fault conditions. When the input voltage is removed, the device automatically enters HiZ mode with very low leakage current from battery to the charger device. The BQ25303J is available in a 3 mm x 3 mm thin WQFN package.



# **6 Device Comparison Table**

	BQ25300	BQ25302	BQ25303J	BQ25306
Battery Cells in Series	1	1	1	1, 2
Input Operation Voltage	4.1V to 17V	4.1V to 6.2V	4.1V to 17V	4.1V to 17V
Charge Voltage	3.6V, 4.15V, 4.2V, 4.05V	4.1V, 4.35V, 4.4V, 4.2V	4.1V, 4.35V, 4.4V, 4.2V	programmable from 3.4V to 9.0V
Maximum Fast Charge Current ICHG	3.0A	2.0A	3.0A	3.0A
Battery Temperature Protection (JEITA or Cold/Hot)	Cold/Hot	Cold/Hot	JEITA	Cold/Hot

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 7 Pin Configuration and Functions




Figure 7-1. RTE Package 16-Pin WQFN Top View

Table 7-1. Pin Functions

I	PIN	1/0(1)	DESCRIPTION
NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION
VBUS	1	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10µF on PMID to GND and place it as close as possible to IC.
SW	13,14	Р	Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.
втѕт	15	Р	High-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap diode. Connect the 0.047µF bootstrap capacitor from SW to BTST.
GND	11,12	Р	Ground. Connected directly to thermal pad on the top layer. A single point connection is recommended between power ground and analog ground near the IC GND pins.
REGN	2	Р	Low-side FET driver positive supply output. Connect a 2.2µF ceramic capacitor from REGN to GND. The capacitor should be placed close to the IC.
BAT	10	Al	Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.
TS	7	Al	Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10-k $\Omega$ resistor from REGN to TS and a 10-k $\Omega$ resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.
ICHG	4	Al	Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = $K_{\rm ICHG}$ / $K_{\rm ICHG}$ ( $K_{\rm ICHG}$ = 40,000). No capacitor is allowed to connect at this pin. When ICHG pin is pulled to ground or left open, the charger stop switching and STAT pin starts blinking.
STAT	3	AO	Charge status indication output. This pin is open drain output. Connect this pin to REGN via a current limiting resistor and LED. The STAT pin indicates charger status as:  Charge in progress: STAT pin is pulled LOW  Charge completed, charge disabled by EN: STAT pin is OPEN  Fault conditions: STAT pin blinks.
VSET	9	AI	Charge Voltage Setting Input. VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND:  • Floating (R > $200k\Omega\pm10\%$ ): $4.1V$ • Shorted to GND (R < $510\Omega$ ): $4.2V$ • R = $51k\Omega\pm10\%$ : $4.35V$ • R = $10k\Omega\pm10\%$ : $4.4V$ The maximum allowed capacitance on this pin is $50pF$ .
POL	5	Al	EN pin polarity selection.



### **Table 7-1. Pin Functions (continued)**

PIN		I/O <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	1/0(-/	DESCRIPTION		
EN	6	Al	Device disable input. With POL pin floating, the device is enabled with $\overline{\text{EN}}$ pin floating or pulled low, and the device is disabled if $\overline{\text{EN}}$ pin is pulled high. With POL pin grounded, the device is enabled with $\overline{\text{EN}}$ pin pulled high, and the device is disabled with $\overline{\text{EN}}$ pin pulled low or floating.		
NC	8	-	connection. Keep this pin floating or grounded.		
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to thermal pad through vias under thermal pad.		

<sup>(1)</sup> Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power



### 8 Specifications

### 8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	MIN	MAX	UNIT
Voltage Range (with respect to GND)  Voltage Range Output Sink Current Output Sink Current Operating junction temperature, T.	VBUS (converter not switching)	-2	28	V
	PMID (converter not switching)	-0.3	28	V
	sw	-2(-3 for 10ns)	20	V
	BTST	-0.3	25.5	V
	BAT	-0.3	11	V
	REGN	-0.3	5.5	V
	VSET	-0.3     5.5       -0.3     11       S, STAT, POL, EN     -0.3     5.5	V	
	ICHG, REGN, TS, STAT, POL, EN	-0.3	5.5	V
Voltage Range	BTST to SW	-0.3	28 28 20 25.5 11 5.5	V
Output Sink Current	STAT		6	mA
Output Sink Current	REGN		16	mA
Operating junction temperature, T	J	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

### 8.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>BAT</sub>	Battery voltage			4.4	V
I <sub>VBUS</sub>	Input current			3	Α
I <sub>SW</sub>	Output current (SW)			3	Α
T <sub>A</sub>	Ambient temperature	-40		85	°C
L	Recommended inductance at V <sub>VBUS_MAX</sub> < 6.2V		1.0		μΗ
L	Recommended inductance at V <sub>VBUS_MAX</sub> > 6.2V		2.2		μΗ
C <sub>VBUS</sub>	Recommended capacitance at VBUS		2.2		μF
C <sub>PMID</sub>	Recommended capacitance at PMID		10		μF
C <sub>BAT</sub>	Recommended capacitance at BAT		10		μF



#### 8.4 Thermal Information

		BQ2530x	
	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )  Junction-to-case (top) thermal resistance  Junction-to-board thermal resistance  Junction-to-top characterization parameter  Junction-to-board characterization parameter	RTE	UNIT
		16-PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	45.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	48.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	19	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 8.5 Electrical Characteristics

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu\text{H}, TJ = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ and } TJ = 25 ^{\circ}\text{C for typical values (unless otherwise noted)}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENT					
I <sub>VBUS_REVS</sub>	V <sub>BUS</sub> reverse current from BAT/SW to VBUS TJ = -40°C - 85°C	$V_{BAT} = V_{SW} = 4.5V$ , $V_{BUS}$ is shorted to GND, measure $V_{BUS}$ reverse current		0.07	3	μA
I <sub>Q_VBUS_DIS</sub>	V <sub>BUS</sub> leakage current in disable mode TJ = -40°C - 85°C	V <sub>BUS</sub> = 5V, V <sub>BAT</sub> = 4V, charger is disabled, /EN is pulled high		3.5	4.25	μA
I <sub>Q_BAT_HIZ</sub>	BAT and SW pin leakage current in HiZ mode TJ = -40°C - 65°C	$V_{BAT} = V_{SW} = 4.5V$ , $V_{BUS}$ floating		0.17	1	μA
VBUS POWER UP						
V <sub>VBUS_OP</sub>	V <sub>BUS</sub> operating range		4.1		17.0	V
V <sub>VBUS_UVLOZ</sub>	V <sub>BUS</sub> power on reset	V <sub>BUS</sub> rising	3.0		3.80	V
V <sub>VBUS_UVLOZ_HYS</sub>	V <sub>BUS</sub> power on reset hysteresis	V <sub>BUS</sub> falling		250		mV
V <sub>VBUS_LOWV</sub>	A condition to turnon REGN	$V_{BUS}$ rising, REGN turns on, $V_{BAT} = 3.2V$	3.8	3.90	4.00	V
V <sub>VBUS_LOWV_HYS</sub>	A condition to turnon REGN, hysteresis	$V_{BUS}$ falling, REGN turns off, $V_{BAT} = 3.2V$		300		mV
V <sub>SLEEP</sub>	Enter sleep mode threshold	V <sub>BUS</sub> falling, V <sub>BUS</sub> - V <sub>BAT</sub> , V <sub>VBUS_LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	30	60	100	mV
V <sub>SLEEPZ</sub>	Exit sleep mode threshold	V <sub>BUS</sub> rising, V <sub>BUS</sub> - V <sub>BAT</sub> , V <sub>VBUS_LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	110	157	295	mV
V <sub>VBUS_OVP_RISE</sub>	V <sub>BUS</sub> overvoltage rising threshold	V <sub>BUS</sub> rising, converter stops switching	17.00	17.40	17.80	V
V <sub>VBUS_OVP_HYS</sub>	V <sub>BUS</sub> overvoltage falling hysteresis	V <sub>BUS</sub> falling, converter stops switching		750		mV
MOSFETS						
R <sub>DSON_Q1</sub>	Top reverse blocking MOSFET on- resistance between VBUS and PMID (Q1)	V <sub>REGN</sub> = 5V		40	65	mΩ
R <sub>DSON_Q2</sub>	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V <sub>REGN</sub> = 5V		50	82	mΩ
R <sub>DSON_Q3</sub>	Low-side switching MOSFET on- resistance between SW and GND (Q3)	V <sub>REGN</sub> = 5V		45	72	mΩ
BATTERY CHARG	EER					

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# 8.5 Electrical Characteristics (continued)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , L=2.2 $\mu$ H, TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)

values (unless ot	herwise noted)					
PARAMETER			MIN	TYP		UNIT
PARAMETER  BATREG  CHG  CHG  CHG  CHG  CHG  CHG  CHG  C		VSET pin floating, TJ = -40°C to +85°C	4.08	4.100	4.120	V
	Charge voltage regulation	Connect VSET pin to 51kΩ resistor, TJ = -40°C to +85°C	4.328	4.350	4.371	V
*BAIREG	Charge voltage regulation	Connect VSET pin to $10k\Omega$ resistor, TJ = $-40^{\circ}$ C to $+85^{\circ}$ C	4.378	4.400	4.422	V
		VSET pin is grounded, TJ = -40°C to +85°C	4.179	4.200	4.221	V
		ICHG set at 1.72A with R <sub>ICHG</sub> = 23.2kΩ	1.55	1.72	1.89	Α
I <sub>CHG</sub>	Charge current regulation	VSET pin floating, TJ = -40°C to +85°C	Α			
		ICHG set at 0.5A with R <sub>ICHG</sub> = 78.7kΩ	0.40	0.50	0.60	Α
	Connect VSET pin to 51kΩ resistor, TJ = 4.328 4.350 4.37	206	mA			
I <sub>TERM</sub>	Termination current regulation		70	100	130	mA
			33	63	00 4.120 00 4.371 00 4.422 00 4.221 72 1.89 00 1.10 50 0.60 72 206 00 130 63 93 72 225 00 150 63 98 20 2.35 00 2.15 35 46 00 3.10 70 2.80 60 216 07 4.2 28 4.41 35 3.70 3.5 105.0 1.6 103.1	mA
			115	172	225	mA
PARAMETER  BATREG  BATREG  BATSHORT_RISE BATSHORT BATSHOR	Precharge current		50	100	150	mA
		ICHG = 0.5A, R <sub>ICHG</sub> = 78.7kΩ	28	63	98	mA
V <sub>BAT_SHORT_RISE</sub>	V <sub>BAT</sub> short rising threshold	Short to precharge	2.05	2.20	2.35	V
V <sub>BAT_SHORT_FALL</sub>	V <sub>BAT</sub> short falling threshold	Precharge to short	1.85	2.00	2.15	V
I <sub>BAT_SHORT</sub>	Battery short current	V <sub>BAT</sub> < V <sub>BAT_SHORT_FALL</sub> ,	25	35	46	mA
V <sub>BAT_LOWV_RISE</sub>	Rising threshold		2.90	3.00	3.10	V
V <sub>BAT_LOWV_FALL</sub>	Falling threshold	Fast charge to precharge	2.60	2.70	2.80	V
V <sub>RECHG_HYS</sub>	Recharge hysteresis below V <sub>BATREG</sub>	V <sub>BAT</sub> falling	110	160	216	mV
INPUT VOLTAGE	CURRENT REGULATION					
V <sub>INDPM_MIN</sub>	Minimum input voltage regulation	V <sub>BAT</sub> = 3.5V, measured at PMID pin	4	4.07	4.2	V
V <sub>INDPM</sub>	Input voltage regulation		4.15	4.28	4.41	V
I <sub>INDPM_3A</sub>	Input current regulation	V <sub>BUS</sub> = 5V	3.00	3.35	3.70	Α
BATTERY OVER-	OLTAGE PROTECTION					
V <sub>BAT_OVP_RISE</sub>	Battery overvoltage rising threshold	V <sub>BAT</sub> rising, as percentage of V <sub>BATREG</sub>	101.9	103.5	105.0	%
V <sub>BAT_OVP_FALL</sub>	Battery overvoltage falling threshold	V <sub>BAT</sub> falling, as percentage of V <sub>BATREG</sub>	100.0	101.6	103.1	%
CONVERTER PRO	DTECTION					
V <sub>BTST_REFRESH</sub>	Bootstrap refresh comparator threshold		2.7	3	3.3	V
I <sub>HSFET_OCP</sub>	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	Α
STAT INDICATION	l	'				
I <sub>STAT_SINK</sub>	STAT pin sink current		6			mA
F <sub>BLINK2</sub>	STAT pin blink frequency			1		Hz
F <sub>BLINK_DUTY</sub>	STAT pin blink duty cycle			50		%
THERMAL REGUI	ATION AND THERMAL SHUTDOWN		,			
T <sub>REG</sub>	Junction temperature regulation accuracy		111	120	133	°C
	+					°C



### 8.5 Electrical Characteristics (continued)

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu\text{H}, TJ = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ and } TJ = 25 ^{\circ}\text{C for typical values (unless otherwise noted)}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Thermal Shutdown Falling threshold	Temperature decreasing		125		°C
BUCK MODE OPE	RATION	1	1			
F <sub>SW</sub>	PWM switching frequency	SW node frequency	1.02	1.20	1.38	MHz
D <sub>MAX</sub>	Maximum PWM Duty Cycle			97.0		%
REGN LDO						
V <sub>REGN_UVLO</sub>	REGN UVLO	V <sub>VBUS</sub> rising			3.85	V
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 0 to 16mA	4.20	-	5.0	V
$V_{REGN}$	REGN LDO output voltage	V <sub>VBUS</sub> = 12V, I <sub>REGN</sub> = 16mA	4.50		5.40	V
ICHG SETTING						
V <sub>ICHG</sub>	ICHG pin regulated voltage		993	998	1003	mV
R <sub>ICHG_SHORT_FALL</sub>	Resistance to disable charge		1.00			kΩ
R <sub>ICHG_OPEN_RISE</sub>	Resistance to disable charge				565	kΩ
R <sub>ICHG</sub>	Programmable resistance at ICHG	V <sub>BUS</sub> = 5V, resistance decrease	11.70		250	kΩ
R <sub>ICHG_HIGH</sub>	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R <sub>ICHG</sub> > R <sub>ICHG_HIGH</sub>	60.0	65.0	70.0	kΩ
JEITA THERMIST	OR COMPARATORS					
V <sub>T1</sub> %	T1 (0°C) threshold, charge suspended if thermistor temperature is below T1	$V_{TS}$ rising, charger suspends charge. As Percentage to $V_{REGN}$	72.68	73.5	74.35	%
V <sub>T1</sub> %	V <sub>TS</sub> falling	As Percentage to V <sub>REGN</sub>	70.68	71.5	72.33	%
V <sub>T2</sub> %	T2 (10°C) threshold, charge current is reduced to 20% of ICHG	V <sub>TS</sub> rising. As Percentage to V <sub>REGN</sub>	67.7	68.5	69.5	%
V <sub>T2</sub> %	V <sub>TS</sub> falling	As Percentage to V <sub>REGN</sub>	66.5	67.3	68.2	%
V <sub>T3</sub> %	T3 (45°C) threshold, charge at 50% of ICHG and VREG = 4.1V above this temperature	V <sub>TS</sub> falling. As Percentage to V <sub>REGN</sub>	46.35	47.25	48.15	%
V <sub>T3</sub> %	V <sub>TS</sub> Rising	As Percentage to V <sub>REGN</sub>	47.35	48.25	49.15	%
V <sub>T5</sub> %	T5 (60°C) threshold, charge suspended above this temperature.	V <sub>TS</sub> falling. As Percentage to V <sub>REGN</sub>	36.95	37.75	38.55	%
V <sub>T5</sub> %	V <sub>TS</sub> Rising	As Percentage to V <sub>REGN</sub>	37.95	38.75	39.55	%
COLD/HOT THER	MISTOR COMPARATOR		•			
LOGIC I/O PIN CH	IARACTERESTICS (POL, EN)					
V <sub>ILO</sub>	Input low threshold	Falling			0.40	V
V <sub>IH</sub>	Input high threshold	Rising	1.3			V
I <sub>BIAS</sub>	High-level leakage current at EN pin	EN pin is pulled up to 1.8 V		1.0		μA

# 8.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT				
VBUS/BAT PO	OWER UP									
t <sub>CHG_ON_EN</sub>	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245		ms				
t <sub>CHG_ON_VBUS</sub>	Delay from VBUS to charge start	start /EN pin is grounded, battlery present 275			ms					
BATTERY CH	BATTERY CHARGER									
t <sub>SAFETY_FAST</sub>	Charge safety timer	Fast charge safety timer 20 hours	15.0	20.0	24.0	hr				

Product Folder Links: BQ25303J



BQ25303J SLUSDT8 – FEBRUARY 2021



### 8.6 Timing Requirements (continued)


	9 - 1 (	,				
	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>SAFETY PRE</sub>	Charge safety timer	Precharge safety timer	1.5	2.0	2.5	hr

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



### 8.7 Typical Characteristics






### 9 Detailed Description

### 9.1 Overview

The BQ25303J is a highly integrated standalone switch-mode battery charger for single cell Li-lon and Lipolymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.



### 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Device Power Up

The  $\overline{\text{EN}}$  pin enable or disable the device. When the device is disabled, the device draws minimum current from VBUS pin. The device can be powered up from either VBUS or by enabling the device from  $\overline{\text{EN}}$  pin.

#### 9.3.1.1 Power-On-Reset (POR)

The  $\overline{\text{EN}}$  pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above  $V_{VBUS\_UVLOZ}$ , the device powers part of internal bias and comparators and starts Power on Reset (POR).

#### 9.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V<sub>VBUS</sub> above V<sub>VBUS</sub> UVLOZ
- V<sub>VBUS</sub> above V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- · After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

#### 9.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger will remain off until fault is clear. Any of the fault conditions below gates charger power-up:

- V<sub>VBUS</sub> > V<sub>VBUS</sub> OVP
- Thermistor cold/hot fault on TS pin
- V<sub>BAT</sub> > V<sub>BAT OVP</sub>
- · Safety timer fault
- ICHG pin is open or short to GND
- Die temperature is above TSHUT

#### 9.3.1.4 Charger Enable and Disable by EN Pin

With POL pin floating, the charger can be enabled with  $\overline{\text{EN}}$  pin pulled low (or floating) or disabled by  $\overline{\text{EN}}$  pin pulled high. The charger is in disable mode when disabled.

#### 9.3.1.5 Device Unplugged from Input Source

When  $V_{BUS}$  is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to BAT pin and SW pin is less than  $I_{Q\_BAT\_HIZ}$ .

#### 9.3.2 Battery Charging Management

The BQ25303J charges 1-cell Li-lon battery with up to 3.0-A charge current from 4.1-V to 17-V input with JEITA battery temperature monitoring. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by external resistor connected at VSET pin and charge current are set by external resistors at ICHG pin. The charger terminates the charging cycle when the charging current is below termination threshold  $I_{TERM}$  and charge voltage is above recharge threshold( $V_{BATREG}$  -  $V_{RECHG\_HYS}$ ), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH) or charging faults (BLINKING).



#### 9.3.2.1 Battery Charging Profile

The device charges the battery in four phases: battery short, preconditioning, constant current, constant voltage. The device charges battery based on charge voltage set by VSET pin and charge current set by ICHG pin as well as actual battery voltage. The battery charging profile is shown in Figure 9-1. The battery short current is provided by internal linear regulator.

<b>Table 9-1.</b>	Charging	<b>Current Setting</b>
-------------------	----------	------------------------

	<u></u>		
MODE	BATTERY VOLTAGE V <sub>BAT</sub>	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V <sub>BAT</sub> < V <sub>BAT_SHORT</sub>	I <sub>BAT_SHORT</sub>	35 mA
Precharge	V <sub>BAT_SHORT</sub> < V <sub>BAT</sub> < V <sub>BAT_LOWV</sub>	I <sub>PRECHG</sub>	10% of I <sub>CHG</sub> ( I <sub>PRE</sub> > 63mA )
Fast Charge	V <sub>BAT_LOWV</sub> < V <sub>BAT</sub>	I <sub>CHG</sub>	Set by ICHG resistor




Figure 9-1. Battery Charging Profile

#### 9.3.2.2 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When  $R_{ICHG\_HIGH}$ , the precharge current is clamped at 63mA.

#### 9.3.2.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if  $R_{ICHG} < R_{ICHG\_HIGH}$ . The termination current is clamped at 63mA if  $R_{ICHG} > R_{ICHG\_HIGH}$ .

#### 9.3.2.4 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold ( $V_{BATREG}$  -  $V_{RECHG\_HYS}$ ), the charger is enabled with safety timer reset and enabled.



#### 9.3.2.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above  $V_{BAT\_LOWV}$  threshold and 2 hours below  $V_{BAT\_LOWV}$  threshold. When the safety timer expires, charge is suspended until the safety timer is reset. Safety timer is reset and charge starts under one of the following conditions:

- · Battery voltage falls below recharge threshold
- · VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V<sub>BAT\_SHORT</sub> threshold
- Battery voltage transits across V<sub>BAT LOWV</sub> threshold

If the safety timer expires and the battery voltage is above recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

During input current regulation, thermal regulation, JEITA COOL and JEITA WARM, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault,  $V_{BUS\_OVP}$ ,  $V_{BAT\_OVP}$ , ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.

#### 9.3.2.6 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges. To initiate a charge cycle, the voltage on TS pin must be within the  $V_{T1}\%$  to  $V_{T5}\%$  thresholds. If TS voltage is out of T1-T5 temperature range, the charger stops charging and waits until the battery temperature is within the T1 to T5 range.

At cool temperature (T1-T2), the charge current is reduced to 20% of the set fast charge if  $R_{ICHG} < R_{ICHG\_HIGH}$ . If  $R_{ICHG} > R_{ICHG\_HIGH}$ , the charge current is reduced to 50% of fast charge current in cool charge. At normal temperature (T2 - T3), the charger charges battery as fast charge and the fast charge current is set by a resister at ICHG pin. At warm temperature (T3 -T5), the charge voltage is reduced to 4.1 V and 50% of fast charge current. If the charge voltage is set below 4.1V, the charge voltage will remain unchanged during warm charge.

RT1 and RT2 programs temperatures from T1 to T5. In the equations,  $R_{NTC,T1}$  is NTC thermistor resistance value at temperature T1 and  $R_{NTC,T5}$  is NTC thermistor resistance values at temperature T5. Select 0°C to 60°C for battery charge temperature range, then NTC thermistor 103AT-2 thermistor resistance is  $R_{NTC,T1}$  = 27.28 k $\Omega$  (at 0°C) and  $R_{NTC,T5}$  = 3.02 k $\Omega$  (at 60°C), from the Equation 1 and Equation 2, RT1 and RT2 are derived as:

- RT1 =  $4.32 \text{ k}\Omega$
- RT1 = 21  $k\Omega$




Figure 9-2. Battery Temperature Sensing Circuit



$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
 (2)

(3) (4)




Figure 9-3. JEITA Profile

### 9.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

Table 9-2. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
HiZ mode, sleep mode, charge disable	HIGH
Safety timer expiration with battery voltage above recharge threshold	HIGH
Charge faults:  1. VBUS input over voltage  2. TS cold/hot faults  3. Battery over voltage  4. IC thermal shutdown  5. Safety timer expiration with battery voltage below recharge threshold  6. ICHG pin open or short	BLINKING at 1 Hz with 50% duty cycle



#### 9.3.4 Protections

#### 9.3.4.1 Voltage and Current Monitoring

The device closely monitors the input voltage and input current for safe operation.

#### 9.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is  $V_{VBUS\_OVP\_RISE}$ . During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ( $V_{VBUS\_OVP\_RISE}$  -  $V_{VBUS\_OVP\_HYS}$ ). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input  $\overline{OVP}$  event.

#### 9.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of  $V_{INDPM\_MIN}$  and (1.044\*VBAT + 125mV).

#### 9.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I<sub>INDPM</sub>, the converter duty cycle is reduced to reduce input current.

#### 9.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I<sub>HSFET\_OCP</sub>, the HSFET shuts down until the current is reduced below a threshold.

### 9.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature  $T_J$  to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit  $T_{REG}$ , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds  $T_{SHUT}$  rising threshold. The charger is reenabled when the junction temperature is below  $T_{SHUT}$  falling threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

#### 9.3.4.3 Battery Protection

### 9.3.4.3.1 Battery Over-Voltage Protection (V<sub>BAT OVP</sub>)

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over  $V_{BAT\_OVP\_RISE}$ , the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and STAT pin reports the fault and it resumes once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT\\_OVP is triggered. BAT\\_OVP may be triggered in charging mode, termination mode, and fault mode.

#### 9.3.4.3.2 Battery Short Circuit Protection

When the battery voltage falls below the V<sub>BAT SHORT</sub> threshold, the charge current is reduced to I<sub>BAT SHORT</sub>.

#### 9.3.4.4 ICHG Pin Open and Short Protection

To protect against ICHG pin is short or open, the charger immediately shuts off once ICHG pin is open or short to GND and STAT pin blinks to report the fault. At powerup, if ICHG pin is detected open or short to GND, the charge will not power up until the fault is clear.



#### 9.4 Device Functional Modes

### 9.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and  $\overline{\text{EN}}$  pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

**Table 9-3. Device Functional Modes** 

Table 5 5. Device i anoticinal incaes											
MODE	CONDITIONS	REGN LDO	CHARGE ENABLED	STAT PIN							
Disable Mode	Device is disabled, POL floating or pulled high, and EN pulled high	OFF	NO	OPEN							
Disable Mode	Device is disabled, POL pulled low, EN pulled low or floating	OFF	NO	OPEN							
HiZ Mode	Device is enabled and V <sub>VBUS</sub> < V <sub>VBUS_UVLOZ</sub>	OFF	NO	OPEN							
Sleep Mode	Device is enabled and V <sub>VBUS</sub> > V <sub>VBUS_UVLOZ</sub> and V <sub>VBUS</sub> < V <sub>BAT</sub> + V <sub>SLEEPZ</sub>	OFF	NO	OPEN							
Charge Mode	Device is enabled, V <sub>VBUS</sub> > V <sub>VBUS_LOWV</sub> and V <sub>VBUS</sub> > V <sub>BAT</sub> + V <sub>SLEEPZ</sub> , no faults, charge is not terminated	ON	YES	SHORT to GND							
Charge Termination Mode	V <sub>VBUS</sub> > V <sub>VBUS</sub> LOWV and V <sub>VBUS</sub> > V <sub>BAT</sub> + V <sub>SLEEPZ</sub> and device is enabled, no faults, charge is terminated	ON	NO	OPEN							
Fault Mode	V <sub>BUS_OVP</sub> , TS cold/hot, V <sub>BAT_OVP</sub> , IC thermal shutdown, safety timer fault, ICHG pin open or short	ON	NO	BLINKING							

Product Folder Links: BQ25303J



### 10 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

A typical application consists of a single cell battery charger for Li-lon, Li-polymer batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

### 10.2 Typical Applications

The typical applications in this section include a standalone charger without power path, and a standalone charger with external power path.



### 10.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




Figure 10-1. Typical Application Diagram

### 10.2.1.1 Design Requirements

Table 10-1. Design Requirements

PARAMETER	VALUE
Input Voltage	4.1V to 17V
Input Current	3.0A
Fast Charge Current	3.0A
Battery Regulation Voltage	4.1V/4.2V/4.35V/4.4V

### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin

Submit Document Feedback

resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

#### 10.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 $K_{ICHG}$  is a coefficient that is listed in Electrical Characteristics table and  $R_{ICHG}$  is the resistor value from ICHG pin to GND.  $K_{ICHG}$  is typically 40,000 (A· $\Omega$ ) and it is slightly shifted up at lower charge current setting. The  $K_{ICHG}$  vs. ICHG typical characteresitc curve is shown in Figure 8-5.

#### 10.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. Inductance value is selected based on maximum input voltage  $V_{VBUS\_MAX}$  in applications. 1- $\mu$ H inductor is recommended if  $V_{VBUS\_MAX}$  < 6.2V and 2.2- $\mu$ H inductor is recommended if  $V_{VBUS\_MAX}$  > 6.2V. An inductor saturation current  $I_{SAT}$ should be higher than the charging curren  $I_{CHG}$  plus half the ripple current  $I_{RIPPLE}$ :

$$I_{SAT} \ge I_{CHG} + (1/2)I_{RIPPLE} \tag{5}$$

The inductor ripple current  $I_{RIPPLE}$  depends on the input voltage ( $V_{VBUS}$ ), the duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(6)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

#### 10.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I<sub>Cin</sub> occurs where the duty cycle is closest to 50% and can be estimated using Equation 7.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(7)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

#### 10.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I<sub>COUT</sub> calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(8)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(9)


At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.



### 10.2.1.3 Application Curves









### 10.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in Figure 10-7 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




Figure 10-7. Typical Application Diagram with Power Path

### 10.2.2.1 Design Requirements

For design requirements, see Section 10.2.1.1.

#### 10.2.2.2 Detailed Design Procedure

For detailed design procedure, see Section 10.2.1.2.

#### 10.2.2.3 Application Curves

For application curves, see Section 10.2.1.3.



# 11 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to BAT pin.

### 12 Layout

### 12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see Figure 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path




Figure 12-1. High Frequency Current Path

#### 12.2 Layout Example

The device pinout and component count are optimized for a 2 layer PCB design. The 2-layer PCB layout example is shown in Figure 12-2.






Figure 12-2. Layout Example

### 13 Device and Documentation Support

### 13.1 Device Support

### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

26-Feb-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ25303JRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ303J	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 27-Feb-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25303JRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 27-Feb-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25303JRTER	WQFN	RTE	16	3000	367.0	367.0	35.0

# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-8/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A. All I

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated