## Charge-Pump, Parallel Backlight Driver with Image Content PWM Input

## Data Sheet

## FEATURES

Charge pump with automatic gain selection of $1 \times, 1.5 \times$, and $2 \times$ for maximum efficiency
Two high accuracy ( $\pm 5 \%$ ) phototransistor inputs for automated ambient light sensing (ALS)
5 programmable ambient light-sensing zones for optimal backlight power savings
Independent ALS control of D7, for automated response of keypad lighting to ambient light levels
PWM input can be used for content adaptive brightness control (CABC) of any, or all, of the LEDs
PWM input scales the LED output current
7 independent, programmable LED drivers $\mathbf{6}$ drivers capable of $\mathbf{3 0 ~ m A ~ ( m a x i m u m ) ~}$ 1 driver capable of 60 mA (maximum)
Programmable maximum current limit ( 128 levels)
Standby mode for $<1 \mu \mathrm{~A}$ current consumption
16 programmable fade-in and fade-out times ( 0.1 sec to 5.5 sec ) with choice of square or cubic rates
Fading override
$I^{2} \mathrm{C}$-compatible interface for all programming
Dedicated reset pin and built-in power-on reset (POR)
Short-circuit, overvoltage, and overtemperature protection Internal soft start to limit inrush currents Input-to-output isolation during faults or shutdown Operates down to $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$, with undervoltage lockout (UVLO) at 2.0 V .
 chip scale package (WLCSP) or a $\mathbf{4} \mathbf{~ m m} \times 4 \mathrm{~mm} \times 0.75 \mathrm{~mm}$ lead frame chip scale package (LFCSP)

## GENERAL DESCRIPTION

The ADP8870 combines a programmable backlight LED charge-pump driver with automatic phototransistor control of the brightness (LED current) and a PWM input to control the scale of the output current. This combination allows significant power savings because it automatically changes the current intensity based on the sensed ambient lighting levels and the display image content. It performs this function automatically, eliminating the need for a processor to monitor the phototransistor. The light intensity thresholds are fully programmable via the $\mathrm{I}^{2} \mathrm{C}$ interface.

The ADP8870 allows up to six LEDs to be independently driven up to 30 mA (maximum). An additional seventh LED can be driven to

## APPLICATIONS

Mobile display backlighting<br>Mobile phone keypad backlighting<br>RGB LED lighting<br>LED indication<br>General backlighting of small format displays

TYPICAL OPERATING CIRCUIT


60 mA (maximum). All LEDs are individually programmable for minimum/maximum current and fade-in/fade-out times through an $\mathrm{I}^{2} \mathrm{C}$ interface. These LEDs can also be combined into groups to reduce the processor instructions during fade-in and fade-out.
Driving these components is a two-capacitor charge pump with gains of $1 \times, 1.5 \times$, and $2 \times$. This setup is capable of driving a maximum Iout of 240 mA from a supply of 2.5 V to 5.5 V . A full suite of safety features, including short-circuit, overvoltage, and overtemperature protection, allows easy implementation of a safe and robust design. Additionally, input inrush currents are limited via an integrated soft start combined with controlled input-to-output isolation.

Rev, C

## ADP8870

## TABLE OF CONTENTS

Features .1
Applications ..... 1
Typical Operating Circuit ..... 1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 6
Maximum Temperature Ranges ..... 6
Thermal Resistance ..... 6
ESD Caution ..... 6
Pin Configurations and Function Descriptions ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 12
Power Stage ..... 13
Operating Modes ..... 14
Image Content Control ..... 15
Backlight Operating Levels ..... 16
Backlight Maximum and Dim Settings ..... 16
Automated Fade-In and Fade-Out ..... 17
Backlight Turn On/Turn Off/Dim ..... 17
Automatic Dim and Turn Off Timers ..... 18
Fade Override ..... 18
Backlight Ambient Light Sensing ..... 19
REVISION HISTORY
10/2017—Rev. B to Rev. C
Changed CP-20-10 to CP-20-8 ..... Throughout
Updated Outline Dimensions ..... 57
Changes to Ordering Guide ..... 57
1/2014-Rev. A to Rev. B
Change to Figure 35 ..... 17
8/2012-Revision A: Initial Version

## SPECIFICATIONS

$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{SCL}=2.7 \mathrm{~V}, \mathrm{SDA}=2.7 \mathrm{~V}, \mathrm{nINT}=$ open, $\mathrm{nRST}=2.7 \mathrm{~V}, \mathrm{CMP}$ IN $=0 \mathrm{~V}, \mathrm{~V} \mathrm{~V}_{\mathrm{D} 1 \mathrm{D7}}=0.4 \mathrm{~V}, \mathrm{C} 1=1 \mu \mathrm{~F}, \mathrm{C} 2=1 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}$, typical values are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ and are not guaranteed, minimum and maximum limits are guaranteed from $\mathrm{T}_{\mathrm{I}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.

Table 1.


\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& Test Conditions/Comments \& Min \& Typ \& Max \& Unit \\
\hline \begin{tabular}{l}
DAC Bit Step \\
Threshold for Level 2 \\
Threshold for Level 3 \\
Threshold for Level 4 \\
Threshold for Level 5 \\
Ambient Light Sensor \\
Threshold Voltage
\end{tabular} \& \begin{tabular}{l}
\(\mathrm{I}_{\text {L2BIT }}\) \\
ІІзвіт \\
\(\mathrm{L}_{\text {Labit }}\) \\
\(\mathrm{I}_{\text {Lsbit }}\) \\
\(V_{\text {ALS }}\)
\end{tabular} \& \[
\begin{aligned}
\& I_{\text {L2BIT }}=I_{\text {ALL }} / 250 \\
\& I_{\text {LBBIT }}=I_{\text {ALL }} / 500 \\
\& I_{\text {L4BIT }}=I_{\text {ALS }} / 1000 \\
\& I_{\text {LSBIT }}=I_{\text {ALLL }} / 2000
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 4.4 \\
\& 2.2 \\
\& 1.1 \\
\& 0.55 \\
\& 0.95
\end{aligned}
\] \& 1.12 \& \begin{tabular}{l}
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
V
\end{tabular} \\
\hline \begin{tabular}{l}
PWM SPECIFICATIONS \\
VDIIO Voltage Operating Range Logic Low Input \({ }^{2}\) \\
Logic High Input \({ }^{3}\) \\
Minimum PWM Clock Frequency \\
Maximum PWM Clock Frequency \\
PWM Pulse Width \\
PWM to Output Current Linearity \\
Response Time of PWM Controlled Output \\
Response Time of PWM Controlled Output \\
PWM Accuracy
\end{tabular} \& \begin{tabular}{l}
VDDIO \\
\(V_{\text {PWMIL }}\) \\
\(V_{\text {PWMIH }}\) \\
fpwm(min) \\
\(f_{\text {PWM(MAX) }}\) \\
tpwm(min)
\end{tabular} \& \begin{tabular}{l}
\[
\begin{aligned}
\& \mathrm{V}_{\mathbb{I N}}=2.5 \mathrm{~V} \\
\& \mathrm{~V}_{\mathbb{N}}=5.5 \mathrm{~V}
\end{aligned}
\] \\
PWM on time for valid detection of PWM input \\
Maximum deviation in output current vs. PWM duty cycle from \(100 \%\) to \(25 \%\) \(\mathrm{f}_{\text {pww }}<2 \mathrm{kHz}\) \\
\(f_{\text {fuw }}>2 \mathrm{kHz}\) \\
\(B L M X=0 \times 7 \mathrm{~F}(30 \mathrm{~mA})\), PWM duty cycle \(=50 \%\)
\end{tabular} \& \begin{tabular}{l}
\[
1.45
\] \\
60 2
\end{tabular} \& \begin{tabular}{l}
1.4 \\
1/fpwm \\
1.0
\end{tabular} \& 5.5
0.5
140

1.3 \& | V |
| :--- |
| V |
| V |
| Hz |
| kHz |
| $\mu \mathrm{s}$ |
| \% |
| sec |
| ms |
| \% | <br>

\hline | FAULT PROTECTION |
| :--- |
| Start-Up Charging Current Source |
| Output Voltage Threshold Exit Soft Start |
| Short-Circuit Protection |
| Output Overvoltage Protection Activation Level |
| Thermal Shutdown |
| Threshold |
| Hysteresis |
| Isolation from Input to Output During Fault |
| Time to Validate a Fault | \& | Iss |
| :--- |
| Vout |
| Vout(start) |
| Vout(Sc) |
| Vovp |
| TSD |
| TSD (HYS) |
| loutLkg |
| $\mathrm{t}_{\text {FAULT }}$ | \& | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.8 \times \mathrm{V}_{\mathbb{I N}}$ |
| :--- |
| Vout rising Vout falling $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}, \text { Bit nSTBY }=0$ | \& 3.5 \& \[

$$
\begin{aligned}
& 7.0 \\
& \\
& 0.92 \times \mathrm{V}_{\mathbb{I N}} \\
& 0.55 \times \mathrm{V}_{\mathbb{N}} \\
& 5.7 \\
& \\
& 150 \\
& 20 \\
& 2 \\
& \hline
\end{aligned}
$$

\] \& 11.0 \& | V |
| :--- |
| V |
| V |
| ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\circ} \mathrm{C}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{s}$ | <br>


\hline | $1^{2}$ C INTERFACE |
| :--- |
| $V_{\text {DDIO }}$ Voltage Operating Range |
| Logic Low Input ${ }^{2}$ |
| Logic High Input ${ }^{3}$ | \& \[

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{DDIO}} \\
& \mathrm{~V}_{\mathrm{IL}} \\
& \mathrm{~V}_{\mathrm{IH}}
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
\mathrm{V}_{\mathbb{I N}} & =2.5 \mathrm{~V} \\
\mathrm{~V}_{\mathbb{N}} & =5.5 \mathrm{~V}
\end{aligned}
$$

\] \& 1.45 \& \& \[

$$
\begin{aligned}
& 5.5 \\
& 0.5
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
$$
\] <br>

\hline | $1^{2}$ C TIMING SPECIFICATIONS |
| :--- |
| Delay from Reset Deassertion to $I^{2} \mathrm{C}$ Access |
| SCL Clock Frequency |
| SCL High Time |
| SCL Low Time |
| Setup Time |
| Data |
| Repeated Start |
| Stop Condition | \& | $t_{\text {RESET }}$ |
| :--- |
| fscl |
| $\mathrm{t}_{\text {HIGH }}$ |
| tLow |
| tsu, DAT |
| tsu, STA |
| tsu, sto | \& Guaranteed by design \& \[

$$
\begin{aligned}
& 0.6 \\
& 1.3 \\
& 100 \\
& 0.6 \\
& 0.6
\end{aligned}
$$
\] \& \& 20

400 \& | $\mu \mathrm{s}$ |
| :--- |
| kHz |
| $\mu \mathrm{s}$ |
| $\mu \mathrm{s}$ |
| ns |
| $\mu \mathrm{s}$ $\mu \mathrm{s}$ | <br>

\hline
\end{tabular}

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold Time |  |  |  |  |  |  |
| Data | $\mathrm{t}_{\text {HD, DAT }}$ |  | 0 |  | 0.9 | $\mu s$ |
| Start/Repeated Start | $\mathrm{t}_{\text {HD, STA }}$ |  | 0.6 |  |  | $\mu s$ |
| Bus-Free Time (Stop and Start Conditions) | $\mathrm{t}_{\text {BUF }}$ |  | 1.3 |  |  | $\mu s$ |
| Rise Time (SCL and SDA) | $\mathrm{t}_{\mathrm{R}}$ |  | $20+0.1 C_{B}$ |  | 300 | ns |
| Fall Time (SCL and SDA) | $t_{\text {F }}$ |  | $20+0.1 C_{B}$ |  | 300 | ns |
| Pulse Width of Suppressed Spike | $\mathrm{tsp}^{\text {P }}$ |  | 0 |  | 50 | ns |
| Capacitive Load Per Bus Line | $\mathrm{C}_{\text {B }}$ |  |  |  | 400 | pF |

${ }^{1}$ Matching is calculated by dividing the difference between the maximum and minimum current from the sum of the maximum and minimum.
${ }^{2} \mathrm{~V}_{\text {IL }}$ is a function of the $\mathrm{V}_{\text {IN }}$ voltage. See Figure 19 in the Typical Performance Characteristics section for typical values over operating ranges.
${ }^{3} \mathrm{~V}_{\mathrm{IH}}$ is a function of the $\mathrm{V}_{\mathrm{IN}}$ voltage. See Figure 19 in the Typical Performance Characteristics section for typical values over operating ranges.

## Timing Diagram



[^0]Figure 2. $1^{2}$ C Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| VIN, VOUT to GND | -0.3 V to +6 V |
| D1, D2, D3, D4, D5, D6, and D7 to GND | -0.3 V to +6 V |
| CMP_IN to GND | -0.3 V to +6 V |
| nINT, nRST, SCL, and SDA to GND | -0.3 V to +6 V |
| Output Short-Circuit Duration | Indefinite |
| Operating Ambient Temperature Range ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J -STD -020 |
| ESD (Electrostatic Discharge) |  |
| $\quad$ Human Body Model (HBM) | $\pm 2.0 \mathrm{kV}$ |
| $\quad$ Charged Device Model (CDM) | $\pm 1.5 \mathrm{kV}$ |

${ }^{1}$ The maximum operating junction temperature ( $\mathrm{T}_{\text {JMAx }}$ ) supersedes the maximum operating ambient temperature ( $\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}$ ). See the Maximum Temperature Ranges section for more information.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all voltages are referenced to GND.

## MAXIMUM TEMPERATURE RANGES

The maximum operating junction temperature ( $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ ) supersedes the maximum operating ambient temperature $\left(\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}\right)$. Therefore, in situations where the ADP8870 is exposed to poor thermal resistance and a high power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ), the maximum ambient temperature may need to be derated. In these cases, the ambient temperature maximum can be calculated with the following equation:

$$
T_{A(M A X)}=T_{I(M A X)}-\left(\theta_{I A} \times P_{D(M A X)}\right) .
$$

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ (junction to air) is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. The $\theta_{\mathrm{JA}}, \theta_{\mathrm{JB}}$ (junction to board), and $\theta_{\mathrm{JC}}$ (junction to case) are determined according to JESD51-9 on a 4-layer printed circuit board (PCB) with natural convection cooling. For the LFCSP package, the exposed pad must be soldered to GND.

Table 3. Thermal Resistance ${ }^{1}$

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{J B}}$ | $\boldsymbol{\theta}_{\mathbf{\prime}}$ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| WLCSP | 48 | 9 | $\mathrm{~N} / \mathrm{A}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP | 49.5 | $\mathrm{~N} / \mathrm{A}$ | 5.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1} \mathrm{~N} / \mathrm{A}$ means not applicable.
ESD CAUTION


ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. LFCSP Pin Configuration


Figure 4. WLCSP Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| LFCSP | WLCSP |  |  |
| 14 | A3 | VIN | Input Voltage (2.5 V to 5.5 V). |
| 3 | D3 | D1 | LED Sink 1. |
| 2 | E3 | D2 | LED Sink 2. |
| 1 | E4 | D3 | LED Sink 3. |
| 20 | D4 | D4 | LED Sink 4. |
| 19 | C4 | D5 | LED Sink 5. |
| 17 | B4 | D6 | LED Sink 6 and optional comparator input for second phototransistor. When this pin is used as a second phototransistor input, a capacitor ( $0.1 \mu \mathrm{~F}$ recommended) must be connected from this pin to ground. |
| 16 | B3 | D7 | LED Sink 7. |
| 18 | C3 | CMP_IN | Comparator Input for Phototransistor. When this pin is used, a capacitor ( $0.1 \mu \mathrm{~F}$ recommended) must be connected from this pin to ground. |
| 13 | A2 | VOUT | Charge-Pump Output. |
| 11 | A1 | C1+ | Charge-Pump C1+. |
| 9 | C1 | C1- | Charge-Pump C1-. |
| 12 | B1 | C2+ | Charge-Pump C2+. |
| 10 | B2 | C2- | Charge-Pump C2-. |
| 15 | A4 | GND | Ground. |
| 8 | D1 | PWM | PWM Input for LED Dimming. |
| 6 | D2 | nINT | Processor Interrupt (Active Low). Requires an external pull-up resistor. If this pin is not used, it can be left floating. |
| 5 | E1 | nRST | Hardware Reset (Active Low). This bit resets the device to the default conditions. If this pin is not used, it must be tied above $\mathrm{V}_{\mathrm{IH} \text { (MAX) }}$. |
| 7 | C2 | SDA | $1^{2} \mathrm{C}$ Serial Data. Requires an external pull-up resistor. |
| 4 | E2 | SCL | $1^{2} \mathrm{C}$ Clock. Requires an external pull-up resistor. |
| EP |  | EP | Exposed Paddle. The exposed paddle must be connected to GND. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{VIN}=3.6 \mathrm{~V}, \mathrm{SCL}=2.7 \mathrm{~V}, \mathrm{SDA}=2.7 \mathrm{~V}, \mathrm{nRST}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{Dl}: \mathrm{D} 7}=0.4 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}, \mathrm{C} 1=1 \mu \mathrm{~F}, \mathrm{C} 2=1 \mu \mathrm{~F}, \mathrm{Cout}_{\mathrm{o}}=1 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


Figure 5. Typical Operating Current, G $=1 \times$


Figure 6. Typical Operating Current, $G=1.5 \times$


Figure 7. Typical Operating Current, $G=2 \times$


Figure 8. Typical Standby Io


Figure 9. Typical Diode Current vs. $V_{I N}$


Figure 10. Typical Diode Matching vs. Current Sink Headroom Voltage (VHR


Figure 11. Typical Diode Current vs. Current Sink Headroom Voltage ( $V_{H R}$ )


Figure 12. Typical Change In Diode Current vs. Temperature


Figure 13. PWM Current Scaling Across Temperature


Figure 14. PWM Current Scaling Across PWM Frequency


Figure 15. Typical Rout $(G=1 \times)$ vs. $V_{I N}$


Figure 16. Typical Rout $\left(G=1.5 \times\right.$ ) vs. $V_{\text {IN }}$


Figure 17. Typical Rout $(G=2 \times)$ vs. $V_{\text {IN }}$


Figure 18. Typical Output Soft Start Current (Iss)


Figure 19. Typical ${ }^{2}$ C Thresholds ( $V_{I H}$ and $V_{I L}$ )


Figure 20. Typical ALS Current (IALS)


Figure 21. Typical Efficiency (Seven LEDs, 30 mA per LED)


Figure 22. Typical Efficiency (Seven LEDs, 18 mA per LED)


Figure 23. Typical Operating Waveforms, G = 1×


Figure 24. Typical Operating Waveforms, $G=1.5 \times$


Figure 25. Typical Operating Waveforms, $G=2 \times$


Figure 26. Typical Start-Up Waveforms

## THEORY OF OPERATION

The ADP8870 combines a programmable backlight LED chargepump driver with automatic phototransistor brightness control (LED current) and a PWM input to control the scale of the output current. This combination allows significant power savings because it automatically changes the current intensity based on the sensed ambient lighting levels and the display image content. It performs this function automatically and, therefore, removes the need for a processor to monitor the phototransistor. The light intensity thresholds are fully programmable via the $\mathrm{I}^{2} \mathrm{C}$ interface. A second phototransistor input, with dedicated comparators, improves the ambient light detection abilities for various operating conditions.

The ADP8870 allows up to seven LEDs to be independently driven up to 30 mA (typical). The seventh LED can be driven an additional 30 mA , for a maximum of up to 60 mA (typical). All LEDs can be individually programmed or combined into a group to operate backlight LEDs. A full suite of safety features, including short-circuit, overvoltage, and overtemperature protection with input-to-output isolation, allow for a robust and safe design. The integrated soft start limits inrush currents at startup, restart attempts, and gain transitions.


Figure 27. Detailed Block Diagram

## POWER STAGE

Because typical white LEDs require up to 4 V to drive them, some form of boosting is required over the typical variation in battery voltage. The ADP8870 accomplishes this with a high efficiency charge pump capable of producing a maximum Iout of 240 mA over the entire input voltage range ( 2.5 V to 5.5 V ). Charge pumps use the basic principle that a capacitor stores charge based on the voltage applied to it, as shown in the following equation:

$$
\begin{equation*}
Q=C \times V \tag{1}
\end{equation*}
$$

By charging the capacitors in different configurations, the charge, and hence the gain, can be optimized to deliver the voltage required to power the LEDs. Because a fixed charging and discharging combination must be used, only certain multiples of gain are available. The ADP8870 is capable of automatically optimizing the gain (G) from $1 \times, 1.5 \times$, and $2 \times$. These gains are accomplished with two capacitors and an internal switching network.
In $\mathrm{G}=1 \times$ mode, the switches are configured to pass VIN directly to VOUT. In this mode, several switches are connected in parallel to minimize the resistive drop from input to output. In $G=1.5 \times$ and $G=2 \times$ modes, the switches alternatively charge from the battery and discharge into the output. For $\mathrm{G}=1.5 \times$,
the capacitors are charged from VIN in series and are discharged to VOUT in parallel. For $G=2 \times$, the capacitors are charged from VIN in parallel and are discharged to VOUT in parallel. In certain fault modes, the switches are opened and the output is physically isolated from the input.

## Automatic Gain Selection

Each LED that is driven requires a current source. The voltage on this current source must be greater than a minimum headroom voltage ( 225 mV typical) to maintain accurate current regulation. The gain is automatically selected based on the minimum voltage $\left(\mathrm{V}_{\mathrm{Dx}}\right)$ at all of the current sources. At startup, the device is placed into $\mathrm{G}=1 \times$ mode and the output charges to $\mathrm{V}_{\mathrm{IN}}$. If any $\mathrm{V}_{\mathrm{Dx}}$ level is less than the required headroom ( 200 mV ), then the gain is increased to the next step $(\mathrm{G}=1.5 \times)$. A $100 \mu \mathrm{~s}$ delay is allowed for the output to stabilize prior to the next gain switching decision. If there remains insufficient current sink headroom, then the gain is increased again to $2 \times$. Conversely, to optimize efficiency, it is not desirable for the output voltage to be too high. Therefore, the gain reduces when the headroom voltage is great enough. This point (labeled $V_{D(\max )}$ in Figure 28) is internally calculated to ensure that the lower gain still results in ample headroom for all the current sinks. The entire cycle is illustrated in Figure 28.


Figure 28. State Diagram for Automatic Gain Selection

Note that the gain selection criteria apply only to active current sources. If a current source has been deactivated through an $\mathrm{I}^{2} \mathrm{C}$ command (that is, if only five LEDs are used for an application), the voltages on these current sources are ignored.

## Soft Start Feature

At startup (either from UVLO activation or fault/standby recovery), the output is first charged by $\mathrm{Iss}_{\text {ss }}$ ( 7.0 mA typical) until it reaches about $92 \%$ of $\mathrm{V}_{\text {IN }}$. This soft start feature reduces the inrush current that is otherwise present when the output capacitance is initially charged to $\mathrm{V}_{\text {IN }}$. When this point is reached, the controller enters $1 \times$ mode. If the output voltage is not sufficient, then the automatic gain selection determines the optimal point as described in the Automatic Gain Selection section.

## OPERATING MODES

There are four different operating modes: active, standby, shutdown, and reset.

## Active Mode

In active mode, all circuits are powered up and in a fully operational state. This mode is entered when nSTBY (in Register MDCR) is set to 1 .

## Standby Mode

Standby mode disables all circuitry except the $\mathrm{I}^{2} \mathrm{C}$ receivers. Current consumption is reduced to less than $1 \mu \mathrm{~A}$. This mode is entered when nSTBY is set to 0 or when the nRST pin is held
low for more than $100 \mu \mathrm{~s}$ (maximum). When standby is exited, a soft start sequence is performed.

## Shutdown Mode

Shutdown mode disables all circuitry, including the $\mathrm{I}^{2} \mathrm{C}$ receivers. Shutdown occurs when $\mathrm{V}_{\text {IN }}$ is below the undervoltage thresholds. When $\mathrm{V}_{\text {IN }}$ rises above $\mathrm{V}_{\text {IN(START) }}(2.02 \mathrm{~V}$ typical), all registers are reset and the part is placed into standby mode.

## Reset Mode

In reset mode, all registers are set to their default values and the part is placed into standby. There are two ways to reset the part: power-on reset (POR) and the nRST pin. POR is activated anytime that the part exits shutdown mode. After a POR sequence is complete, the part automatically enters standby mode.
After startup, the part can be reset by pulling the nRST pin low. As long as the nRST pin is low, the part is held in a standby state but no $\mathrm{I}^{2} \mathrm{C}$ commands are acknowledged (all registers are kept at their default values). After releasing the nRST pin, all registers remain at their default values, and the part remains in standby; however, the part does accept $\mathrm{I}^{2} \mathrm{C}$ commands.
The nRST pin has a $50 \mu$ s (typical) noise filter to prevent inadvertent activation of the reset function. The nRST pin must be held low for this entire time to activate a reset.

The operating modes function according to the timing shown in Figure 29.


## IMAGE CONTENT CONTROL

Modern LCD display drivers often output the white intensity of the displayed image in the form of a PWM signal. When the white content of the displayed image is very small, the LCD driver generates a PWM duty cycle that is large. The ADP8870 takes advantage of this feature by incorporating a PWM input pin that scales the backlight intensity. When the PWM signal is at $100 \%$ duty cycle, the backlight current functions at its programmed value. However, when the PWM duty cycle drops, the ADP8870 automatically scales the output LED current down.


Figure 30. Output Current Response to PWM Input Duty Cycle
The LEDs that respond to the PWM input can be selected in the PWMLED register (Register 0x06). This image content works naturally with the automatic ambient light sensing and the three gains of the charge pump (see Figure 31).


Figure 31. Functional Overview of the PWM Image Content Control, Ambient Light Sensor, and Charge Pump


Figure 32. Example LED Output Current with the Effects of the Image Content PWM and Ambient Light Sensing

## BACKLIGHT OPERATING LEVELS

Backlight brightness control can operate in five distinct levels: daylight (Level 1), bright (Level 2), office (Level 3), indoor (Level 4), and dark (Level 5). The BLV bits in Register 0x04 control the specific level in which the backlight operates. These bits can be changed manually, or if in automatic mode (that is, when CMP_AUTOEN is set high in Register 0x01), by the ambient light sensor (see the D7 Ambient Light-Sensing Control section).
By default, the backlight operates at daylight level ( $B L V=000$ ), where the maximum brightness is set using Register 0x0A (BLMX1). A daylight dim setting can also be set using Register $0 x 0 B$ (BLDM1). Similarly, when operating at the bright, office, indoor, or dark level, the corresponding register is used (Register 0x0C to Register 0x13).

## BACKLIGHT MAXIMUM AND DIM SETTINGS

The backlight maximum and dim current settings are determined by a 7 -bit code programmed by the user into the
registers previously listed in the Image Content Control section. The 7-bit resolution allows the user to set the backlight to one of 128 different levels between 0 mA and 30 mA . The ADP8870 implements a square law algorithm to achieve a nonlinear relationship between input code and backlight current. The backlight current (in milliamperes) is determined by the following equation:

Backlight Current $(\mathrm{mA})=\left(\operatorname{Code} \times \frac{\sqrt{\text { Full-Scale Current }}}{127}\right)^{2}$
where:
Code is the input code programmed by the user.
Full-Scale Current is the maximum sink current allowed per LED (typically 30 mA ).
Figure 34 shows the backlight current level vs. input code.


Figure 33. Backlight Operating Level


Figure 34. Backlight Current vs. Sink Code

## AUTOMATED FADE-IN AND FADE-OUT

The LED drivers are easily configured for automated fade-in and fade-out. Sixteen fade-in and fade-out rates can be selected via the $\mathrm{I}^{2} \mathrm{C}$ interface. Fade-in and fade-out rates range from 0.1 sec to 5.5 sec (per full-scale current, either 30 mA or 60 mA ). The BLOFF_INT bit (Register 0x02) can be used to flag the interrupt pin when an automated backlight fade-out occurs (see the Interrupts section).

Table 5. Available Fade-In and Fade-Out Times

| Code | Fade Rate (sec) |
| :--- | :--- |
| 0000 | 0.1 (disabled) |
| 0001 | 0.3 |
| 0010 | 0.6 |
| 0011 | 0.9 |
| 0100 | 1.2 |
| 0101 | 1.5 |
| 0110 | 1.8 |
| 0111 | 2.1 |
| 1000 | 2.4 |
| 1001 | 2.7 |
| 1010 | 3.0 |
| 1011 | 3.5 |
| 1100 | 4.0 |
| 1101 | 4.5 |
| 1110 | 5.0 |
| 1111 | 5.5 |

The fade profile is based on the transfer law selected (square, Cubic 10, or Cubic 11) and the delta between the actual current and the target current. Smaller changes in current reduce the fade time. For square law fades, the fade time is given by

$$
\begin{equation*}
\text { Fade Time }=\text { Fade Rate } \times(\text { Code } / 127) \tag{3}
\end{equation*}
$$

where the Fade Rate is as shown in Table 5.
The Cubic 10 and Cubic 11 laws also use the square backlight currents in Equation 3; however, the time between each step is varied to produce a steeper slope at higher currents and a shallower slope at lighter currents (see Figure 35).


Figure 35. Comparison of the Dimming Transfers Laws

## BACKLIGHT TURN ON/TURN OFF/DIM

With the device in active mode ( $\mathrm{nSTBY}=1$ ), the backlight can be turned on using the BL_EN bit in Register 0x01. Before turning on the backlight, the user chooses which level (daylight, bright, office, indoor, or dark) in which to operate and ensures that maximum and dim settings are programmed for that level. The backlight turns on when BL_EN $=1$. The backlight turns off when BL_EN $=0$.


Figure 36. Backlight Turn On/Turn Off
While the backlight is on ( $\mathrm{BL} \_\mathrm{EN}=1$ ), the user can make it change to a dim setting by programming DIM_EN = 1 in Register 0x01. If DIM_EN $=0$, then the backlight reverts to its maximum setting.


Figure 37. Backlight Turn On/Dim/Turn Off
The maximum and dim settings can be set between 0 mA and 30 mA ; therefore, it is possible to program a dim setting that is greater than a maximum setting. For normal expected operation, ensure that the dim setting is programmed to be less than the maximum setting.

## AUTOMATIC DIM AND TURN OFF TIMERS

The user can program the backlight to dim automatically by using the DIMT timer in Register 0x08. The dim timer has 127 settings, ranging from 1 sec to 127 sec . Program the dim timer before turning on the backlight. If BL_EN $=1$, the backlight turns on to its maximum setting and the dim timer starts counting. When the dim timer expires, the internal state machine sets DIM_EN = 1, and the backlight enters its dim setting.


Figure 38. Dim Timer
If the user clears the DIM_EN bit (or reasserts the BL_EN bit), the backlight reverts to its maximum setting and the dim timer begins counting again. When the dim timer expires, the internal state machine again sets DIM_EN $=1$, and the backlight enters its dim setting. Reasserting BL_EN at any point during the dim timer countdown causes the timer to reset and resume counting. The backlight can be turned off at any point during the dim timer countdown by clearing BL_EN.
The user can also program the backlight to turn off automatically by using the OFFT timer in Register 0x07. The off timer has 127 settings, ranging from 1 sec to 127 sec . Program the off timer before turning on the backlight. If BL_EN = 1 , the backlight turns on to its maximum setting and the off timer starts counting. When the off timer expires, the internal state machine clears the BL_EN bit, and the backlight turns off.


Reasserting BL_EN at any point during the off timer countdown causes the timer to reset and resume counting. The backlight can be turned off at any point during the off timer countdown by clearing BL_EN.
The dim timer and off timer can be used together for sequential maximum-to-dim-to-off functionality. With both the dim and off timers programmed, if BL_EN is asserted, the backlight turns on to its maximum setting. When the dim timer expires, the backlight changes to its dim setting. When the off timer expires, the backlight turns off.


Figure 40. Dim Timer and Off Timer Used Together

## FADE OVERRIDE

A fade override feature (FOVR in Register CFGR (Address 0x04)) enables the host to override the preprogrammed fade-in or fade-out settings. If FOVR is set and the backlight is enabled in the middle of a fade-out process, the backlight instantly (within approximately 100 ms ) returns to its prefade brightness level. Alternatively, if the backlight is fading in, reasserting BL_EN overrides the programmed fade-in time and the backlight instantly goes to its final fade value. This is useful for situations where a key is pressed during a fade sequence. Alternatively, if FOVR is cleared and the backlight is enabled in the middle of a fade process, the backlight fades in from where it was interrupted (that is, it does not go down to 0 and then come back on).


Figure 41. Fade Override Function (FOVR is High)

Figure 39. Off Timer

## BACKLIGHT AMBIENT LIGHT SENSING

The ADP8870 integrates two ambient light-sensing comparators. One of the ambient light sensing comparators (CMP_IN) is always available. The second one (CMP_IN2) can be activated instead of having an LED connected to D6. Activating CMP_IN2 is accomplished through Bit CMP2_SEL in Register CFGR. Therefore, when Bit CMP2_SEL is set to 0, Pin D6 is programmed as a current sink. When Bit CMP2_SEL is set to 1, Pin D6 becomes the input for a second phototransistor.
These comparators have four programmable trip points (Level 2, Level 3, Level 4, and Level 5) that can be used to select between the five backlight operating modes (daylight, bright, office, indoor, and dark) based on the ambient lighting conditions.

The Level 5 comparator controls the dark-to-indoor mode transition. The Level 4 comparator controls the indoor-to-office transition. The Level 3 comparator controls the office-to-bright transition. The Level 2 comparator controls the bright-to-outdoor transition (see Figure 42). The currents for the different lighting modes are defined in the BLMXx and BLDMx registers (see the Backlight Operating Levels section).


Figure 42. Light Sensor Modes are Based on the Ambient Light Level Detected
Each light sensor comparator uses an external capacitor together with an internal reference current source to form an analog-to-digital converter (ADC) that samples the output of the external photosensor. The ADC result is fed into four programmable trip comparators. The ADC has an input range of $0 \mu \mathrm{~A}$ to $1100 \mu \mathrm{~A}$ (typical).


Figure 43. Ambient Light-Sensing and Trip Comparators
Each level comparator detects when the photosensor output has dropped below the programmable trip point (defined in Register 0x32, Register 0x34, Register 0x36, and Register 0x38). If this event occurs, then the corresponding level output status signal is set in Register 0x30 and Register 0x31. Each level comparator contains programmable hysteresis, meaning that the photosensor output must rise above the trip threshold plus the hysteresis value before the level output clears. Each level is enabled via a corresponding bit in the ALS1_EN (Address $0 \times 2 \mathrm{E}$ ) and ALS2_EN (Address 0x2F) registers.

The L2_TRP and L2_HYS values of Level 2 comparator can be set between $0 \mu \mathrm{~A}$ and $1100 \mu \mathrm{~A}$ (typical) in steps of $4.4 \mu \mathrm{~A}$ (typical).
The L3_TRP and L3_HYS values of Level 3 comparator can be set between $0 \mu \mathrm{~A}$ and $550 \mu \mathrm{~A}$ (typical) in steps of $2.2 \mu \mathrm{~A}$ (typical).

The L4_TRP and L4_HYS values of Level 4 comparator can be set between $0 \mu \mathrm{~A}$ and $275 \mu \mathrm{~A}$ (typical) in steps of $1.1 \mu \mathrm{~A}$ (typical).
The L5_TRP and L5_HYS values of Level 5 comparator can be set between $0 \mu \mathrm{~A}$ and $137 \mu \mathrm{~A}$ (typical) in steps of $0.55 \mu \mathrm{~A}$ (typical).


Figure 44. Comparator Ranges
It is important to note that the full-scale value of the L2_TRP and L2_HYS registers is 250 d . Therefore, if the value of L2_TRP + L2_HYS exceeds 250 d , the comparator output cannot deassert. For example, if L2_TRP is set at $204 \mathrm{~d}(80 \%$ of the full-scale value, or approximately $0.80 \times 1122 \mu \mathrm{~A}=898 \mu \mathrm{~A}$ ), then L2_HYS must be set at less than $46 \mathrm{~d}(250-204=46)$. If it is not, then L2_HYS + L2_TRP exceeds 250 d and the Level 2 comparator is not allowed to go low.
When both phototransistors are enabled and programmed in automatic mode, the user application needs to determine which of the comparator outputs to use, selecting via Bit SEL_AB in Register 0x04 for automatic light sensing transitions. For example, the user's software might select the comparator of the phototransistor exposed to higher light intensity to control the transition between the programmed backlight intensity levels.
The level comparators can be enabled independent of each other or can operate simultaneously. A single conversion from each ADC takes 80 ms (typical). When set for automatic backlight adjustment (see the Automatic Backlight Adjustment section), the ADC and comparators run continuously. If the backlight is disabled, it is possible to use the light sensor comparators in a single-shot mode. A single-shot read of the photocomparators is performed by setting the FORCE_RD bit (Register 0x2D). After the single shot measurement is completed, the internal state machine clears the FORCE_RD bit.

Interrupt Flag CMP_INT (Register 0x02) is set if any of the level output status bits change state for the main photosensor input. This means that interrupts can be generated if ambient light conditions transition between any of the programmed trip points. CMP_INT can cause the nINT pin to be asserted if the CMP_IEN bit (Register 0x03) is set. The CMP_INT flag can only be cleared by writing a 1 to it or resetting the part.
The operation of CMP2_INT (Register 0x02) and CMP2_IEN (Register 0x03) is similar except that the second phototransistor (that is, CMP_IN2) is used.

## D7 AMBIENT LIGHT-SENSING CONTROL

LED D7 can be programmed to operate independent from the backlight reset when under ALS control. This is useful when D7 is used to control peripheral lighting (for example, the keypad) that needs to respond differently than the backlight lighting. This feature uses the same ALS controls and thresholds as the backlight.

To engage D7 ALS control, first program the five ALS levels of D7 found in Register 0x25 to Register 0x29. Then set Bit D7ALS_EN in Register 0x01 and Bit D7SEL in Register 0x05.


Figure 45. A Possible Example of the Separate ALS Control of D7

## AUTOMATIC BACKLIGHT ADJUSTMENT

The ambient light sensor comparators can be used to automatically transition the backlight between one of its three operating levels. To enable this mode, set the CMP_AUTOEN bit in Register 0x01.
When enabled, the internal state machine takes control of the BLV bits and changes them based on the level output status bits. Table 6 shows the relationship between backlight operation and the ambient light sensor comparator outputs. The higher numbered level output status bit have greater priority over the lower numbered levels.
Filter times between 80 ms and 10 sec can be programmed for the comparators (Register 0x2D) before they change state.

Table 6. Comparator Output Truth Table ${ }^{1}$

| L5_OUT | L4_OUT | L3_OUT | L2_OUT | ALS <br> Level | BLV <br> Code |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | X | X | X | Dark | 100 |
| 0 | 1 | X | X | Indoor | 011 |
| 0 | 0 | 1 | X | Office | 010 |
| 0 | 0 | 0 | 1 | Bright | 001 |
| 0 | 0 | 0 | 0 | Outdoor | 000 |

[^1]
## INDEPENDENT SINK CONTROL (ISC)

Each of the 7 LEDs can be configured (in Register 0x05) to operate as either part of the backlight or to operate as an independent sink current (ISC). Each ISC can be enabled independently and has its own current level. All ISCs share the same fade-in times, fade-out times, and fade law.

The ISCs have additional timers to facilitate blinking functions. A shared on timer (SCON), used in conjunction with the off timers of each ISC (SC1OFF, SC2OFF, SC3OFF, SC4OFF, SC5OFF, SC6OFF, and SC7OFF), allow the LED current sinks to be configured in various blinking modes. The on timer can be set to four settings: $0.2 \mathrm{sec}, 0.6 \mathrm{sec}, 0.8 \mathrm{sec}$, and 1.2 sec . The off timers also have four settings: disabled, $0.6 \mathrm{sec}, 0.8 \mathrm{sec}$, and 1.2 sec . Blink mode is activated by setting the off timers to any setting other than disabled.
Program all fade, on, and off timers before enabling any of the LED current sinks. If ISCx is on during a blink cycle and SCx_EN is cleared, it turns off (or fades to off if fade-out is enabled). If ISCx is off during a blink cycle and SCx_EN is cleared, it stays off.


Figure 46. LEDx Blink Mode with Fading

## SHORT-CIRCUIT PROTECTION (SCP) MODE

The ADP8870 can protect against short circuits on the output (Vout). Short-circuit protection (SCP) is activated at the point when $\mathrm{V}_{\text {Out }}<55 \%$ of $\mathrm{V}_{\text {IN }}$. Note that this SCP sensing is disabled during startup and restart attempts (fault recovery). SCP sensing is reenabled 4 ms (typical) after activation. During a short-circuit fault, the device enters a low current consumption state and an interrupt flag is set. The device can be restart at any time after receiving a short-circuit fault by simply rewriting nSTBY $=1$. It then repeats another complete soft start sequence. Note that the value of the output capacitance (Cout) should be small enough to allow Vout to reach approximately $55 \%$ (typical) of VIN within the 4 ms (typical) time. If Cout is too large, the device inadvertently enters short-circuit protection.

## OVERVOLTAGE PROTECTION (OVP)

Overvoltage protection is implemented on the output. There are two types of overvoltage events: normal (no fault) and abnormal.

## Normal (No Fault) Overvoltage

The output voltage approaches $\mathrm{V}_{\text {OUT(REG) }}(4.7 \mathrm{~V}$ typical) during normal operation. This is not caused by a fault or load change, but simply a consequence of the input voltage times the gain reaching the clamped output voltage $\mathrm{V}_{\text {out(reg). }}$. To prevent this, the ADP8870 detects when the output voltage rises to Vout(reg). It then increases the effective Rout of the gain stage to reduce the voltage that is delivered. This effectively regulates Vout to Vout(reg); however, there is a limit to the effect that this system can have on regulating Vout. It is designed only for normal operation and is not intended to protect against faults or sudden load changes. During this mode, no interrupt is set and the operation is transparent to the LEDs and overall application. The automatic gain selection equations take into account the additional drop within Rout to maintain optimum efficiency.

## Abnormal (Fault/Sudden Load Change) Overvoltage

Due to the open loop behavior of the charge pump as well as how the gain transitions are computed, a sudden load change or fault can abnormally force $\mathrm{V}_{\text {out }}$ beyond 6 V . If the event happens slowly enough, the system first tries to regulate the output to 4.7 V (typical) as in a normal overvoltage scenario. However, if this is not sufficient, or if the event happens too quickly, then the ADP8870 enters overvoltage protection mode when Vout exceeds the OVP threshold (typically 5.7 V). In this mode, the charge pump is disabled to prevent $\mathrm{V}_{\text {out }}$ from rising too high. The current sources and all other device functionality remain intact. When the output voltage falls below the OVP threshold, the charge pump resumes operation. If the fault or load step recurs, the process may repeat. An interrupt flag is set at each OVP instance.

## THERMAL SHUTDOWN (TSD)/ OVERTEMPERATURE PROTECTION

If the die temperature of the ADP8870 rises above a safety limit $\left(150^{\circ} \mathrm{C}\right.$ typical), the controllers enter TSD protection mode. In this mode, most of the internal functions are shut down, the part enters standby, and the TSD_INT interrupt (Register 0x02) is set. When the die temperature decreases below $\sim 130^{\circ} \mathrm{C}$, the part is allowed to be restarted. To restart the part, simply remove it from standby. No interrupt is generated when the die temperature falls below $130^{\circ} \mathrm{C}$. However, if the software clears the pending TSD_INT interrupt and the temperature remains above $130^{\circ} \mathrm{C}$, another interrupt is generated.
The complete state machine for these faults (SCP, OVP, and TSD) is shown in Figure 47.


Figure 47. Fault State Machine

## INTERRUPTS

There are six interrupt sources available on the ADP8870 (in Register 0x02).

- Backlight off: at the end of each automated backlight fadeout, this interrupt (BLOFF_INT) is set.
- Main light sensor comparator: CMP_INT sets every time the main light sensor comparator detects a threshold (Level 2, Level 3, Level 4, or Level 5) transition (rising or falling conditions).
- Sensor Comparator 2: CMP2_INT interrupt works the same way as CMP_INT, except that the sensing input is coming from the second light sensor. The programmable threshold is the same as the main light sensor comparator.
- Overvoltage protection: OVP_INT is generated when the output voltage exceeds 5.7 V (typical).
- Thermal shutdown circuit: an interrupt (TSD_INT) is generated when entering overtemperature protection.
- Short-circuit detection: SHORT_INT is generated when the device enters short-circuit protection mode.

The interrupt (if any) that appears on the nINT pin is determined by the bits mapped in Register INT_EN. To clear an interrupt, write a 1 to the interrupt in the INT_STAT register or reset the part.

## BACKLIGHT OFF INTERRUPT

The backlight off interrupt (BLOFF_INT) is set when the backlight completes an automated fade sequence. This could be a simple fade-out command or a complete dimming profile. This feature is useful to synchronize the backlight turn off with the LCD display driver.


Figure 48. End of Fade-Out (EOF) Interrupt as Used for a Backlight Fade-Out (Set by User)


Figure 49. End of Fade-Out (EOF) Interrupt as Used for an Automated Dim Profile
(Set by Internal State Machine)

## APPLICATIONS INFORMATION

The ADP8870 allows the charge pump to operate efficiently with a minimum of external components, requiring only an input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ), an output capacitor (Cout), and two chargepump fly capacitors ( C 1 and C 2 ). $\mathrm{C}_{\text {IN }}$ should be $1 \mu \mathrm{~F}$ or greater, and Cout, C 1 , and C 2 should each be $1 \mu \mathrm{~F}$. Although in some cases other values can be used, keep in mind the following:

- The value of $\mathrm{C}_{\text {IN }}$ must be high enough to produce a stable input voltage signal at the minimum input voltage and maximum output load.
- Values larger than $1 \mu \mathrm{~F}$ are permissible for Cout, but care must be exercised to ensure that Vout charges above 55\% (typ) of Vin within 4 ms (typ). See the Short-Circuit Protection (SCP) Mode section for more details.
- Values larger than $1 \mu \mathrm{~F}$ for C 1 and C 2 are not recommended, and smaller values may reduce the ability of the charge pump to deliver maximum current.

Furthermore, for optimal efficiency, the charge-pump fly capacitors should have low equivalent series resistance (ESR). Low ESR X5R or X7R capacitors are recommended for all four components. The use of fly capacitors sized 0402 and smaller is allowed, but the GDWN_DIS bit in Register 0x01 must be set. Minimum voltage ratings should adhere to the guidelines in Table 7.

Table 7. Capacitor Stress in Each Charge Pump Gain State

| Capacitor | Gain $=1 \times$ | Gain $=1.5 \times$ | Gain $=2 \times$ |
| :---: | :---: | :---: | :---: |
| CIn | VIN | VIn | V IN |
| Cout | V IN | $\mathrm{V}_{\mathrm{IN}} \times 1.5$ (max of 5.5 V$)$ | $\mathrm{V}_{\mathbb{N}} \times 2.0$ (max of 5.5 V ) |
| C1 | None | $\mathrm{V}_{\mathrm{IN}} / 2$ | V IN |
| C2 | None | $\mathrm{V}_{\mathrm{IN}} / 2$ | VIN |

If one or both ambient light sensor comparator inputs (CMP_IN and/or D6) are used, a small capacitor ( $0.1 \mu \mathrm{~F}$ is recommended) must be connected from the comparator input pins to ground. When a light sensor conversion reading takes place, the voltage on these pins is $\mathrm{V}_{\text {ALS }}(0.95 \mathrm{~V}$ typical, see Table 1). Therefore, the minimum supply voltage for the ALS sensor should be greater than $V_{\text {ALS(MAX) }}$ plus the biasing voltage required for the photosensor.

Any color of LED can be used if the $\mathrm{V}_{\mathrm{F}}$ (forward voltage) is less than 4.1 V. However, using lower $\mathrm{V}_{\mathrm{F}}$ LEDs reduces the input power consumption by allowing the charge pump to operate at lower gain states.
The equivalent model for a charge pump is shown in Figure 50.


Figure 50. Charge-Pump Equivalent Circuit Model

The input voltage is multiplied by the gain ( G ) and delivered to the output through an effective resistance (Rout). The output current flows through Rout and produces an IR drop that yields

$$
\begin{equation*}
V_{\text {OUT }}=G \times V_{I N}-I_{\text {OUT }} \times R_{\text {OUT }}(G) \tag{6}
\end{equation*}
$$

The Rout term is a combination of the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ resistance for the switches used in the charge pump and a small resistance that accounts for the effective dynamic charge-pump resistance. The Rout level changes based on the gain, which is dependent on the configuration of the switches. Typical Rout values are given in Table 1 and Figure 15 to Figure 17. Vout is also equal to the largest $\mathrm{V}_{\mathrm{F}}$ of the LEDs used plus the voltage drop across the regulating current source. This gives

$$
\begin{equation*}
V_{O U T}=V_{F(M A X)}+V_{D x} \tag{7}
\end{equation*}
$$

Combining Equation 6 and Equation 7 gives

$$
\begin{equation*}
V_{I N}=\left(V_{F(M A X)}+V_{D x}+I_{O U T} \times R_{\text {OUT }}(G)\right) / G \tag{8}
\end{equation*}
$$

This equation is useful for calculating approximate bounds for the charge pump design.

## Determining the Transition Point of the Charge Pump

Consider the following design example where:
$V_{F(M A X)}=3.7 \mathrm{~V}$
Iout $=140 \mathrm{~mA}(7 \mathrm{LEDs}$ at 20 mA each $)$
$\operatorname{Rout}(G=1.5 \times)=3 \Omega$ (obtained from Figure 12)
At the point of a gain transition, $\mathrm{V}_{\mathrm{Dx}}=\mathrm{V}_{\mathrm{HR}(\mathrm{UP})}$. Table 1 gives the typical value of $\mathrm{V}_{\mathrm{HR}(\mathrm{UP})}$ as 0.225 V . Therefore, the input voltage level when the gain transitions from $1.5 \times$ to $2 \times$ is

$$
V_{I N}=(3.7 \mathrm{~V}+0.225 \mathrm{~V}+140 \mathrm{~mA} \times 3 \Omega) / 1.5=2.90 \mathrm{~V}
$$

## LAYOUT GUIDELINES

Use the following layout guidelines:

- For optimal noise immunity, place the $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{Cout}_{\text {capacitors }}$ as close to their respective pins as possible. These capacitors should share a short ground trace. If the LEDs are a significant distance from the VOUT pin, another capacitor on VOUT, placed closer to the LEDs, is advisable.
- For optimal efficiency, place the charge-pump fly capacitors as close to the part as possible.
- The ground pin should be connected at the ground for the input and output capacitors. If the LFCSP package is used, the exposed pad must be soldered at the board to the GND pin.
- Unused Diode Pins[D1:D7] can be connected to ground or VOUT, or can remain floating. However, the unused diode current sinks must be disabled by setting them as independent sinks in Register 0x05 and then disabling them in Register $0 \times 1 B$. If they are not disabled, the charge-pump efficiency may suffer.
- If the CMP_IN phototransistor input is not used, it can be connected to ground or can remain floating.
- If the interrupt pin (nINT) is not used, connect it to ground or leave it floating. Never connect the nINT pin to a voltage supply, except through a $\geq 1 \mathrm{k} \Omega$ series resistor.
- The ADP8870 has an integrated noise filter on the nRST pin. Under normal conditions, it is not necessary to filter the reset line. However, if exposed to an unusually noisy signal, then it is beneficial to add a small RC filter or bypass
capacitor on this pin. If the nRST pin is not used, it must be pulled well above the $\mathrm{V}_{\mathrm{IH}(\mathrm{MAX})}$ level (see Table 1). Do not allow the nRST pin to float.


## EXAMPLE CIRCUIT

Figure 51 shows an example circuit for a generic application.


Figure 51. Generic Application Schematic

## I ${ }^{2}$ C PROGRAMMING AND DIGITAL CONTROL

The ADP8870 provides full software programmability to facilitate its adoption in various product architectures. The $\mathrm{I}^{2} \mathrm{C}$ address is 0101011x ( $\mathrm{x}=0$ during write, $\mathrm{x}=1$ during read). Therefore, the write address is $0 \times 56$, and the read address is $0 \times 57$.

In general, all registers are set to default values on reset or in case of a UVLO event and are read/write unless otherwise specified. Unused bits are read as 0 .


Figure 52. $1^{2}$ C Write Sequence


Figure 53. $1^{2}$ C Read Sequence
Table 8. Register Set Definitions

| Address | Register Name | Description |
| :---: | :---: | :---: |
| 0x00 | MFDVID | Manufacturer and device ID |
| $0 \times 01$ | MDCR | Device mode and status |
| $0 \times 02$ | INT_STAT | Interrupts status |
| $0 \times 03$ | INT_EN | Interrupts enable |
| $0 \times 04$ | CFGR | Configuration register |
| $0 \times 05$ | BLSEL | Sink enable backlight or independent |
| $0 \times 06$ | PWMLED | PWM enable selection |
| $0 \times 07$ | BLOFF | Backlight off timeout |
| $0 \times 08$ | BLDIM | Backlight dim timeout |
| $0 \times 09$ | BLFR | Backlight fade-in and fade-out rates |
| $0 \times 0 \mathrm{~A}$ | BLMX1 | Backlight, Brightness Level 1-daylight, maximum current |
| $0 \times 0 \mathrm{~B}$ | BLDM1 | Backlight, Brightness Level 1—daylight, dim current |
| 0x0C | BLMX2 | Backlight, Brightness Level 2-bright, maximum current |
| 0x0D | BLDM2 | Backlight, Brightness Level 2—bright, dim current |
| 0x0E | BLMX3 | Backlight, Brightness Level 3-office, maximum current |
| 0x0F | BLDM3 | Backlight, Brightness Level 3-office, dim current |
| $0 \times 10$ | BLMX4 | Backlight, Brightness Level 4-indoor, maximum current |
| $0 \times 11$ | BLDM4 | Backlight, Brightness Level 4-indoor, dim current |
| $0 \times 12$ | BLMX5 | Backlight, Brightness Level 5—dark, maximum current |
| $0 \times 13$ | BLDM5 | Backlight, Brightness Level 5—dark, dim current |
| $0 \times 14$ to $0 \times 19$ | Reserved | Reserved |
| $0 \times 1 \mathrm{~A}$ | ISCLAW | Independent sink current fade law |
| $0 \times 1 \mathrm{~B}$ | ISCC | Independent sink current control |
| $0 \times 1 \mathrm{C}$ | ISCT1 | Independent sink current timer for LED[7:5] |
| 0x1D | ISCT2 | Independent sink current timer for LED[4:1] |

ADP8870

| Address | Register Name | Description |
| :---: | :---: | :---: |
| 0x1E | ISCF | Independent sink current fade register |
| $0 \times 1 \mathrm{~F}$ | ISC1 | Independent Sink Current LED1 |
| $0 \times 20$ | ISC2 | Independent Sink Current LED2 |
| $0 \times 21$ | ISC3 | Independent Sink Current LED3 |
| $0 \times 22$ | ISC4 | Independent Sink Current LED4 |
| $0 \times 23$ | ISC5 | Independent Sink Current LED5 |
| $0 \times 24$ | ISC6 | Independent Sink Current LED6 |
| $0 \times 25$ | ISC7 | Independent Sink Current LED7, Brightness Level 1—daylight |
| $0 \times 26$ | ISC7_L2 | Independent Sink Current LED7, Brightness Level 2-bright |
| $0 \times 27$ | ISC7_L3 | Independent Sink Current LED7, Brightness Level 3-office |
| $0 \times 28$ | ISC7_L4 | Independent Sink Current LED7, Brightness Level 4-indoor |
| $0 \times 29$ | ISC7_L5 | Independent Sink Current LED7, Brightness Level 5—dark |
| $0 \times 2 \mathrm{~A}$ to $0 \times 2 \mathrm{C}$ | Reserved | Reserved |
| $0 \times 2 \mathrm{D}$ | CMP_CTL | ALS comparator control register |
| $0 \times 2 \mathrm{E}$ | ALS1_EN | Main ALS comparator level enable |
| 0x2F | ALS2_EN | Second ALS comparator level enable |
| 0x30 | ALS1_STAT | Main ALS comparator status register |
| $0 \times 31$ | ALS2_STAT | Second ALS comparator status register |
| $0 \times 32$ | L2_TRP | Level 2 comparator reference |
| $0 \times 33$ | L2_HYS | Level 2 hysteresis |
| $0 \times 34$ | L3_TRP | Level 3 comparator reference |
| $0 \times 35$ | L3_HYS | Level 3 hysteresis |
| $0 \times 36$ | L4_TRP | Level 4 comparator reference |
| $0 \times 37$ | L4_HYS | Level 4 hysteresis |
| $0 \times 38$ | L5_TRP | Level 5 comparator reference |
| 0x39 | L5_HYS | Level 5 hysteresis |
| $0 \times 3 \mathrm{~A}$ to 0x3F | Reserved | Reserved |
| 0x40 | PH1LEVL | First phototransistor ambient light level—low byte register |
| 0x41 | PH1LEVH | First phototransistor ambient light level-high byte register |
| 0x42 | PH2LEVL | Second phototransistor ambient light level-low byte register |
| 0x43 | PH2LEVH | Second phototransistor ambient light level-high byte register |

## REGISTER SUMMARY

The reset value for all bits is 0 , except for bits at Address $0 \times 00$ (see Table 10 for the unique reset value of Address 0 x 00 ).
Table 9. Register Map

| Addr | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | MFDVID | MANUFACTURE ID |  |  |  | Device ID |  |  |  |
| $0 \times 01$ | MDCR | D7ALS_EN | INT_CFG | nSTBY | DIM_EN | GDWN_DIS | SIS_EN | CMP_AUTOEN | BL_EN |
| 0x02 | INT_STAT | Reserved |  | BLOFF_INT | SHORT_INT | TSD_INT | OVP_INT | CMP2_INT | CMP_INT |
| $0 \times 03$ | INT_EN | Reserved |  | BLOFF_IEN | SHORT_IEN | TSD_IEN | OVP_IEN | CMP2_IEN | CMP_IEN |
| 0x04 | CFGR | SEL_AB | CMP2_SEL | BLV |  |  | BL_LAW |  | FOVR |
| 0x05 | BLSEL | Reserved | D7SEL | D6SEL | D5SEL | D4SEL | D3SEL | D2SEL | D1SEL |
| $0 \times 06$ | PWMLED | Reserved | D7ENPWM | D6ENPWM | D5ENPWM | D4ENPWM | D3ENPWM | D2ENPWM | D1ENPWM |
| 0x07 | BLOFF | Reserved | OFFT |  |  |  |  |  |  |
| 0x08 | BLDIM | Reserved | DIMT |  |  |  |  |  |  |
| 0x09 | BLFR | BL_FO |  |  |  | BL_FI |  |  |  |
| 0x0A | BLMX1 | Reserved | BL1_MC |  |  |  |  |  |  |
| 0x0B | BLDM1 | Reserved | BL1_DC |  |  |  |  |  |  |
| OxOC | BLMX2 | Reserved | BL2_MC |  |  |  |  |  |  |
| 0x0D | BLDM2 | Reserved | BL2_DC |  |  |  |  |  |  |
| 0x0E | BLMX3 | Reserved | BL3_MC |  |  |  |  |  |  |
| 0x0F | BLDM3 | Reserved | BL3_DC |  |  |  |  |  |  |
| 0x10 | BLMX4 | Reserved | BL4_MC |  |  |  |  |  |  |
| 0x11 | BLDM4 | Reserved | BL4_DC |  |  |  |  |  |  |
| 0x12 | BLMX5 | Reserved | BL5_MC |  |  |  |  |  |  |
| 0x13 | BLDM5 | Reserved | BL5_DC |  |  |  |  |  |  |
| 0x1A | ISCLAW | Reserved |  |  |  |  |  | SC_LAW |  |
| 0x1B | ISCC | Reserved | SC7_EN | SC6_EN | SC5_EN | SC4_EN | SC3_EN | SC2_EN | SC1_EN |
| 0x1C | ISCT1 | SCON |  | SC7OFF |  | SC6OFF |  | SC5OFF |  |
| 0x1D | ISCT2 | SC4OFF |  | SC3OFF |  | SC2OFF |  | SC1OFF |  |
| 0x1E | ISCF | SCFO |  |  |  | SCFI |  |  |  |
| 0x1F | ISC1 | Reserved | SCD1 |  |  |  |  |  |  |
| 0x20 | ISC2 | Reserved | SCD2 |  |  |  |  |  |  |
| 0x21 | ISC3 | Reserved | SCD3 |  |  |  |  |  |  |
| $0 \times 22$ | ISC4 | Reserved | SCD4 |  |  |  |  |  |  |
| 0x23 | ISC5 | Reserved | SCD5 |  |  |  |  |  |  |
| 0x24 | ISC6 | Reserved | SCD6 |  |  |  |  |  |  |
| 0x25 | ISC7 | SCR | SCD7 |  |  |  |  |  |  |
| 0x26 | ISC7_L2 | Reserved | SCD7_L2 |  |  |  |  |  |  |
| 0x27 | ISC7_L3 | Reserved | SCD7_L3 |  |  |  |  |  |  |
| 0x28 | ISC7_L4 | Reserved | SCD7_L4 |  |  |  |  |  |  |
| 0x29 | ISC7_L5 | Reserved | SCD7_L5 |  |  |  |  |  |  |
| 0x2D | CMP_CTL | FILT2 |  |  | FORCE_RD2 | FILT |  |  | FORCE_RD |
| 0x2E | ALS1_EN | Reserved |  |  |  | L5_EN | L4_EN | L3_EN | L2_EN |
| 0x2F | ALS2_EN | Reserved |  |  |  | L5_EN2 | L4_EN2 | L3_EN2 | L2_EN2 |
| 0x30 | ALS1_STAT | Reserved |  |  |  | CMP1_L5_OUT | CMP1_L4_OUT | CMP1_L3_OUT | CMP1_L2_OUT |
| 0x31 | ALS2_STAT | Reserved |  |  |  | CMP2_L5_OUT | CMP2_L4_OUT | CMP2_L3_OUT | CMP2_L2_OUT |
| 0x32 | L2_TRP | L2_TRP |  |  |  |  |  |  |  |
| 0x33 | L2_HYS | L2_HYS |  |  |  |  |  |  |  |
| 0x34 | L3_TRP | L3_TRP |  |  |  |  |  |  |  |
| 0x35 | L3_HYS | L3_HYS |  |  |  |  |  |  |  |
| 0x36 | L4_TRP | L4_TRP |  |  |  |  |  |  |  |
| $0 \times 37$ | L4_HYS | L4_HYS |  |  |  |  |  |  |  |
| 0x38 | L5_TRP | L5_TRP |  |  |  |  |  |  |  |
| 0x39 | L5_HYS | L5_HYS |  |  |  |  |  |  |  |
| 0x40 | PH1LEVL | PH1LEV_LOW |  |  |  |  |  |  |  |
| 0x41 | PH1LEVH | Reserved |  |  | PH1LEV_HIGH |  |  |  |  |
| 0x42 | PH2LEVL | PH2LEV_LOW |  |  |  |  |  |  |  |
| 0x43 | PH2LEVH | Reserved |  |  | PH2LEV_HIGH |  |  |  |  |

## REGISTER DETAILS

## MANUFACTURER AND DEVICE ID (MFDVID)—REGISTER 0x00

Multiple device revisions are tracked by the device ID field. This is a read-only register.
Table 10. MFDVID Manufacturer and Device ID Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacture ID |  |  |  |  |  |  |  |  |  | Device ID |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |

## MODE CONTROL REGISTER (MDCR)—REGISTER 0x01

Table 11. MDCR Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| D7ALS_EN | INT_CFG | nSTBY | DIM_EN | GDWN_DIS | SIS_EN | CMP_AUTOEN | BL_EN |

Table 12. MDCR Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| D7ALS_EN | 7 | $1=$ ambient light sensing (ALS) control of independent sink (ISC) D7 is enabled. When the ADP8870 is <br> configured as an ISC in Register 0x05, then Register 0x24 to Register 0x28 are used to set the outdoor, bright, <br> office, indoor, and dark current levels for D7. CMPAUTO_EN (in Register 0x01) and at least one of the level <br> enable bits (in Register 0x2D and/or Register 0x2E) must be set high for this feature to operate. <br> $0=$ ambient light sensing (ALS) control of ISC D7 is disabled (D7 responds as a standard backlight LED or ISC LED). |
| INT_CFG | 6 | Interrupt configuration. <br> $1=$ processor interrupt deasserts for 50 us and reasserts with pending events. <br> $0=$ processor interrupt remains asserted if the host tries to clear the interrupt while there is a pending event. |
| nSTBY | 5 | $1=$ device is in normal mode. <br> $0=$ device is in standby, only lC is enabled. |
| DIM_EN | 4 | DIM_EN is set by the hardware after a DIM timeout. The user may also force the backlight into DIM mode by <br> asserting this bit. DIM mode can only be entered if BL_EN is also enabled. <br> $1=$ backlight is operating at the DIM current level (BL_EN must also be asserted). <br> $0=$ backlight is not in DIM mode. |
| GDWN_DIS | 3 | $1=$ the charge pump does not switch down in gain until all LEDs are off. The charge pump switches up in gain <br> as needed. This feature is useful if the ADP8870 charge pump is used to drive an external load. <br> $0=$ the charge pump automatically switches up and down in gain. This provides optimal efficiency, but is not <br> suitable for driving external loads (other than those connected to the diode drivers of the ADP8870). |
| SIS_EN | 2 | Synchronous independent sinks enable. <br> $1=$ enables all LED current sinks designated as independent sinks. This bit has no effect if any of the SCx_EN <br> bits in Register 0x1B are set. All of the sink current bits must be set to 0. <br> $0=$ disables all sinks designated as independent sinks. This bit has no effect if any of the SCx_EN bits are set in <br> Register 0x1B. All of the sink current bits must be cleared. |
| CMP_AUTOEN | 1 | $1=$ backlight automatically responds to the comparator outputs. At least one of the level enable bits (Register 0x32, <br> Register 0x34, Register 0x36, and/or Register 0x38) must be set for this to function. BLV values in Register 0x04 <br> are overridden. <br> $0=$ backlight does not autorespond to comparator level changes. The user can manually select backlight <br> operating levels using the BLV bits in Register 0x04. |
|  | 0 | $1=$ backlight is enabled, but only if the device is not in standby mode. <br> $0=$ backlight is disabled. |

## ADP8870

## INTERRUPT STATUS REGISTER (INT_STAT)—REGISTER 0x02

Table 13. INT_STAT Bit Map

| Bit 7 | Bit 6 | Bit 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BLOFF_INT | SHORT_INT | TSD_INT | OVP_INT | CMP2_INT | CMP_INT |  |

Table 14. INT_STAT Bit Descriptions

| Bit Name | Bit No. | Description ${ }^{1}$ |
| :--- | :--- | :--- |
| Reserved | $[7: 6]$ | Reserved. |
| BLOFF_INT | 5 | Backlight off. <br> $1=$ indicates that the controller has completed a backlight fade profile. <br> $0=$ the controller has not automatically completed a backlight fade profile. |
| SHORT_INT | 4 | Short-circuit error. <br> $1=$ a short-circuit or overload condition on VoUT or current sinks was detected. <br> $0=$ no short-circuit or overload condition detected. |
| TSD_INT | 3 | Thermal shutdown. <br> $1=$ device temperature is too high and has been shut down. <br> $0=$ no overtemperature condition detected. |
| OVP_INT | 2 | Overvoltage interrupt. <br> $1=$ charge-pump output voltage has exceeded Vovp. <br> $0=$ charge-pump output voltage has not exceeded Vovp. |
| CMP2_INT | 1 | $1=$ indicates that the second sensor comparator has been triggered. <br> $0=$ the second comparator has not been triggered. |
| CMP_INT | 0 | $1=$ indicates that the sensor comparator has been triggered. <br> $0=$ the comparator has not been triggered. |

${ }^{1}$ Interrupt bits are cleared by writing a 1 to the flag; writing a 0 or reading the flag has no effect.

## INTERRUPT ENABLE (INT_EN)—REGISTER 0x03

Table 15. INT_EN Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BLOFF_IEN | SHORT_IEN | TSD_IEN | OVP_IEN | CMP2_IEN | CMP_IEN |  |

Table 16. INT_EN Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 6]$ | Reserved. |
| BLOFF_IEN | 5 | Automated backlight off indicator. <br> $1=$ the automated backlight off indicator is enabled. <br> $0=$ the automated backlight off indicator is disabled. <br> When this bit is set, an interrupt is set anytime a backlight fade-out completes. This occurs after an automated fade- <br> out or after the completion of a backlight dimming profile. This is useful to synchronize the complete turn off for <br> the backlights with other devices in the application. |
| SHORT_IEN | 4 | Short-circuit interrupt enabled. When the SHORT_INT status bit is set after an error condition, an interrupt is raised <br> to the host if the SHORT_IEN flag is enabled. <br> $1=$ the short-circuit interrupt is enabled. <br> $0=$ the short-circuit interrupt is disabled (SHORT_INT flag is still asserted). |
| TSD_IEN | 3 | Thermal shutdown interrupt enabled. When the TSD_INT status bit is set after an error condition, an interrupt is <br> raised to the host if the TSD_IEN flag is enabled. <br> $1=$ the thermal shutdown interrupt is enabled. <br> $0=$ the thermal shutdown interrupt is disabled (TSD_INT flag is still asserted). |
| OVP_IEN | 2 | Overvoltage interrupt enabled. When the OVP_INT status bit is set after an error condition, an interrupt is raised to <br> the host if the OVP_IEN flag is enabled. <br> $1=$ the overvoltage interrupt is enabled. <br> $0=$ the overvoltage interrupt is disabled (OVP_INT flag is still asserted). |


| Bit Name | Bit No. |
| :--- | :--- |
| CMP2_IEN | 1 |
|  |  |
| CMP_IEN | 0 |
|  |  |

## Description

When the CMP2_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP2_IEN flag is enabled.
$1=$ the second phototransistor comparator interrupt is enabled.
$0=$ the second phototransistor comparator interrupt is disabled (CMP2_INT flag is still asserted).
When the CMP_INT status bit is set after an enabled comparator trips, an interrupt is raised if the CMP_IEN flag is enabled.
1 = the comparator interrupt is enabled.
$0=$ the comparator interrupt is disabled (CMP_INT flag is still asserted).

## BACKLIGHT REGISTER DESCRIPTIONS

## Configuration Register (CFGR)—Register 0x04

Table 17. CFGR Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| SEL_AB | CMP2_SEL | BLV |  |  |  |  |  |  | BL_LAW | FOVR |

Table 18. CFGR Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| SEL_AB | 7 | 1 = selects second phototransistor (CMP_IN2) to control the backlight. <br> $0=$ selects main phototransistor (CMP_IN) to control the backlight. |
| CMP2_SEL | 6 | 1 = second phototransistor enabled, current sink on D6 disabled. 0 = current sink on D6 enabled, second phototransistor disabled. |
| BLV | [5:3] | Brightness level. This field indicates the brightness level at which the device is operating. The software may force the backlight to operate at one of the three brightness levels. Setting CMP_AUTOEN high (Register 0x01), automatically sets these values and overwrites any previously written values. <br> $000=$ Level 1 (daylight). <br> 001 = Level 2 (bright). <br> $010=$ Level 3 (office). <br> 011 = Level 4 (indoor). <br> 100 = Level 5 (dark). <br> 101 to 111 = disabled (backlight set to 0 mA ). |
| BL_LAW | [2:1] | Backlight transfer law. <br> 00 = square law DAC, linear time steps. <br> 01 = square law DAC, linear time steps. <br> 10 = square law DAC, nonlinear time steps (Cubic 10). <br> 11 = square law DAC, nonlinear time steps (Cubic 11). |
| FOVR | 0 | Backlight fade override. <br> 1 = backlight fade override enabled. <br> $0=$ backlight fade override disabled. |

## ADP8870

## Backlight Selection (BLSEL)—Register 0x05

Table 19. BLSEL Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | D7SEL | D6SEL | D5SEL | D4SEL | D3SEL | D2SEL | D1SEL |

Table 20. BLSEL Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | 7 | Reserved. |
| D7SEL | 6 | Diode 7 backlight selection. <br> $1=$ selects LED 7 as an independent sink. <br> $0=$ connects LED 7 sink to the backlight enable, BL_EN. |
| D6SEL | 5 | Diode 6 backlight selection. <br> $1=$ selects LED 6 as an independent sink. <br> $0=$ connects LED 6 sink to the backlight enable, BL_EN. |
| D5SEL | 4 | Diode 5 backlight selection. <br> $1=$ selects LED 5 as an independent sink. <br> $0=$ connects LED 5 sink to the backlight enable, BL_EN. |
| D4SEL | 3 | Diode 4 backlight selection. <br> $1=$ selects LED 4 as independent sink. <br> $0=$ connects LED 4 sink to the backlight enable, BL_EN. |
| D3SEL | 2 | Diode 3 backlight selection. <br> $1=$ selects LED 3 as independent sink. <br> $0=$ connects LED 3 sink to the backlight enable, BL_EN. |
| D2SEL | 1 | Diode 2 backlight selection. <br> $1=$ selects LED 2 as independent sink. <br> $0=$ connects LED 2 sink to the backlight enable, BL_EN. |
| D1SEL | 0 | Diode 1 backlight selection. <br> $1=$ selects LED 1 as independent sink. <br> $0=$ connects LED 1 sink to the backlight enable, BL_EN. |

## PWM Enable Selection Register (PWMLED)—Register 0x06

Table 21. PWMLED Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | D7ENPWM | D6ENPWM | D5ENPWM | D4ENPWM | D3ENPWM | D2ENPWM | D1ENPWM |

Table 22. PWMLED Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | 7 | Reserved. |
| D7ENPWM | 6 | Diode 7 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D7. <br> $0=$ D7 does not respond to the external PWM signal. |
| D6ENPWM | 5 | Diode 6 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D6. <br> $0=$ D6 does not respond to the external PWM signal. |
| D5ENPWM | 4 | Diode 5 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D5. <br> $0=$ D5 does not respond to the external PWM signal. |
| D4ENPWM | 3 | Diode 4 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D4. <br> $0=$ D4 does not respond to the external PWM signal. |
| D3ENPWM | 2 | Diode 3 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D3. <br> $0=$ D3 does not respond to the external PWM signal. |


| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| D2ENPWM | 1 | Diode 2 backlight sink PWM enable. <br> $1=$ enables the externally applied PWM signal to scale the output current of D2. <br>  |
|  | 0 | $0=$ D2 does not respond to the external PWM signal. |

## Backlight Off Timeout (BLOFF)—Register 0x07

Table 23. BLOFF Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | OFFT |  |  |  |  |  |  |

Table 24. BLOFF Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| Reserved | 7 | Reserved. |
| OFFT | [6:0] | Backlight off timeout. After the off timeout period, the backlight turns off. If the dim timeout is enabled, the off timeout starts after the dim timeout. $0000=\text { timeout disabled. }$ $0000001=1 \mathrm{sec} .$ $0000010=2 \mathrm{sec} .$ <br> ... $1111111 \text { = } 127 \mathrm{sec} .$ |

## Backlight Dim Timeout (BLDIM)—Register 0x08

Table 25. BLDIM Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | DIMT |  |  |  |  |  |  |

Table 26. BLDIM Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | 7 | Reserved. |
| DIMT | $[6: 0]$ | Backlight dim timeout. After the dim timeout period, the backlight is set to the dim current value. The dim timeout <br> starts after the backlight reaches the maximum current. <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  |

## Backlight Fade (BLFR)—Register 0x09

Table 27. BLFR Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{BL} \mathrm{\_FO}$ |  |  |  |  |  |  |  |

Table 28. BLFR Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| BL_FO | [7:4] | Backlight fade-out rate. If the fade-out is disabled ( BL _FO $=0000$ ), the backlight changes instantly (within 100 ms ). If the fade-out rate is set, the backlight fades from its current value to the dim or the off value. The times listed for BL_FO are for a full-scale fade-out ( 30 mA to 0 mA ). Fades between closer current values reduce the fade time. See the Automated Fade-In and Fade-Out section for more information. $\begin{aligned} & 0000=0.1 \mathrm{sec}\left(\text { fade-out disabled). } .^{1}\right. \\ & 0001=0.3 \mathrm{sec} . \\ & 0010=0.6 \mathrm{sec} . \\ & 0011=0.9 \mathrm{sec} . \\ & 0100=1.2 \mathrm{sec} . \\ & 0101=1.5 \mathrm{sec} . \\ & 0110=1.8 \mathrm{sec} . \\ & 0111=2.1 \mathrm{sec} . \\ & 1000=2.4 \mathrm{sec} . \\ & 1001=2.7 \mathrm{sec} . \\ & 1010=3.0 \mathrm{sec} . \\ & 1011=3.5 \mathrm{sec} . \\ & 1100=4.0 \mathrm{sec} . \\ & 1101=4.5 \mathrm{sec} . \\ & 1110=5.0 \mathrm{sec} . \\ & 1111=5.5 \mathrm{sec} . \end{aligned}$ |
| BL_FI | [3:0] | Backlight fade-in rate. If the fade-in is disabled ( $\mathrm{BL} \_\mathrm{FI}=0000$ ), the backlight changes instantly (within 100 ms ). If the fade-in rate is set, the backlight fades from its current value to its maximum value when the backlight is turned on. The times listed for BL_FI are for a full-scale fade-in ( 0 mA to 30 mA ). Fades between closer current values reduce the fade time. See the Automated Fade-In and Fade-Out section for more information. $\begin{aligned} & 0000=0.1 \mathrm{sec} \text { (fade-in disabled). } \\ & 0001=0.3 \mathrm{sec} . \\ & 0010=0.6 \mathrm{sec} . \\ & 0011=0.9 \mathrm{sec} . \\ & \ldots \\ & 1111=5.5 \mathrm{sec} . \end{aligned}$ |

[^2]
## Backlight Level 1 (Daylight) Maximum Current Register (BLMX1)—Register 0x0A

Table 29. BLMX1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL1_MC |  |  |  |  |  |  |

Table 30. BLMX1 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :---: | :---: | :---: | :---: |
| Reserved | 7 | Reserved. |  |
| BL1_MC | [6:0] | Backlight maximum Level 1 (daylight) current. The backlight maximum current can be set according to the square law function (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | ... 1111111 |  |
|  |  | 1111111 | 30.000 |

Table 31. Diode Output Currents Per DAC Code

| DAC Code | Current (mA) ${ }^{1}$ | DAC Code | Current (mA) ${ }^{1}$ |
| :---: | :---: | :---: | :---: |
| 0x00 | 0.000 | 0×22 | 2.150 |
| $0 \times 01$ | 0.002 | $0 \times 23$ | 2.279 |
| $0 \times 02$ | 0.007 | $0 \times 24$ | 2.411 |
| $0 \times 03$ | 0.017 | $0 \times 25$ | 2.546 |
| $0 \times 04$ | 0.030 | $0 \times 26$ | 2.686 |
| $0 \times 05$ | 0.047 | $0 \times 27$ | 2.829 |
| $0 \times 06$ | 0.067 | $0 \times 28$ | 2.976 |
| $0 \times 07$ | 0.091 | $0 \times 29$ | 3.127 |
| $0 \times 08$ | 0.119 | $0 \times 2 \mathrm{~A}$ | 3.281 |
| $0 \times 09$ | 0.151 | $0 \times 2 B$ | 3.439 |
| $0 \times 0 \mathrm{~A}$ | 0.186 | $0 \times 2 \mathrm{C}$ | 3.601 |
| $0 \times 0 \mathrm{~B}$ | 0.225 | $0 \times 2 \mathrm{D}$ | 3.767 |
| 0x0C | 0.268 | $0 \times 2 \mathrm{E}$ | 3.936 |
| 0x0D | 0.314 | $0 \times 2 \mathrm{~F}$ | 4.109 |
| 0x0E | 0.365 | 0x30 | 4.285 |
| 0xOF | 0.419 | $0 \times 31$ | 4.466 |
| $0 \times 10$ | 0.476 | $0 \times 32$ | 4.650 |
| $0 \times 11$ | 0.538 | $0 \times 33$ | 4.838 |
| $0 \times 12$ | 0.603 | $0 \times 34$ | 5.029 |
| $0 \times 13$ | 0.671 | $0 \times 35$ | 5.225 |
| $0 \times 14$ | 0.744 | $0 \times 36$ | 5.424 |
| $0 \times 15$ | 0.820 | $0 \times 37$ | 5.627 |
| $0 \times 16$ | 0.900 | $0 \times 38$ | 5.833 |
| $0 \times 17$ | 0.984 | $0 \times 39$ | 6.043 |
| $0 \times 18$ | 1.071 | $0 \times 3 \mathrm{~A}$ | 6.257 |
| $0 \times 19$ | 1.163 | $0 \times 3 \mathrm{~B}$ | 6.475 |
| $0 \times 1 \mathrm{~A}$ | 1.257 | $0 \times 3 \mathrm{C}$ | 6.696 |
| $0 \times 1 \mathrm{~B}$ | 1.356 | $0 \times 3 \mathrm{D}$ | 6.921 |
| $0 \times 1 \mathrm{C}$ | 1.458 | $0 \times 3 \mathrm{E}$ | 7.150 |
| 0x1D | 1.564 | 0x3F | 7.382 |
| $0 \times 1 \mathrm{E}$ | 1.674 | 0x40 | 7.619 |
| 0x1F | 1.787 | $0 \times 41$ | 7.859 |
| 0x20 | 1.905 | $0 \times 42$ | 8.102 |
| 0x21 | 2.026 | 0x43 | 8.350 |

## ADP8870

| DAC Code | ${\text { Current }(\mathrm{mA})^{\mathbf{1}}}$ |
| :--- | :--- |
| 0x44 | 8.601 |
| 0x45 | 8.855 |
| 0x46 | 9.114 |
| 0x47 | 9.376 |
| 0x48 | 9.642 |
| 0x49 | 9.912 |
| 0x4A | 10.185 |
| 0x4B | 10.463 |
| 0x4C | 10.743 |
| 0x4D | 11.028 |
| 0x4E | 11.316 |
| 0x4F | 11.608 |
| 0x50 | 11.904 |
| 0x51 | 12.203 |
| 0x52 | 12.507 |
| 0x53 | 12.814 |
| 0x54 | 13.124 |
| 0x55 | 13.439 |
| 0x56 | 13.757 |
| 0x57 | 14.078 |
| 0x58 | 14.404 |
| 0x59 | 14.733 |
| 0x5A | 15.066 |
| 0x5B | 15.403 |
| 0x5C | 15.743 |
| 0x5D | 16.087 |
| 0x5E | 16.435 |
| 0x5F | 16.787 |
| 0x60 | 17.142 |
| 0x61 | 17.501 |
| 0x62 | 17.863 |
| 0x63 | 18.230 |
|  |  |


| DAC Code | Current $^{(m A)}{ }^{\mathbf{1}}$ |
| :--- | :--- |
| $0 \times 64$ | 18.600 |
| 0x65 | 18.974 |
| 0x66 | 19.351 |
| 0x67 | 19.733 |
| 0x68 | 20.118 |
| 0x69 | 20.507 |
| 0x6A | 20.899 |
| 0x6B | 21.295 |
| 0x6C | 21.695 |
| 0x6D | 22.099 |
| 0x6E | 22.506 |
| 0x6F | 22.917 |
| 0x70 | 23.332 |
| 0x71 | 23.750 |
| 0x72 | 24.173 |
| 0x73 | 24.599 |
| 0x74 | 25.028 |
| 0x75 | 25.462 |
| 0x76 | 25.899 |
| 0x77 | 26.340 |
| 0x78 | 26.784 |
| 0x79 | 27.232 |
| 0x7A | 27.684 |
| 0x7B | 28.140 |
| 0x7C | 28.599 |
| 0x7D | 29.063 |
| 0x7E | 29.529 |
| 0x7F | 30.000 |
| Cubic 10 and Cubic 11 laws use the same current settings but vary the time |  |
| step per DAC code. |  |
|  |  |
|  |  |

## Backlight Level 1 (Daylight) Dim Current Register (BLDM1)—Register 0x0B

Table 32. BLDM1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL1_DC |  |  |  |  |  |  |

Table 33. BLDM1 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL1_DC | 66:0] | Backlight Level 1 (daylight) dim current. The backlight is set to the dim current value after a dim timeout or <br>  | when the DIM_EN flag is set by the user (see Table 31 for a complete list of values). |
|  | DAC Code | Current (mA) |  |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  | $\ldots$ | $\ldots$ | 30.000 |

## Backlight Level 2 (Bright) Maximum Current Register (BLMX2)—Register 0x0C

Table 34. BLMX2 Backlight Maximum Level 2 Current Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL2_MC |  |  |  |  |  |  |

Table 35. BLMX2 Backlight Maximum Level 2 Current Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL2_MC | $0]$ |  | Backlight Level 2 (bright) maximum current (see Table 31 for a complete list of values). |
|  |  | DAC Code | Current (mA) |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Backlight Level 2 (Bright) Dim Current Register (BLDM2)—Register 0x0D

Table 36. BLDM2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL2_DC |  |  |  |  |  |  |

Table 37. BLDM2 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL2_DC | [6:0] | Backlight Level 2 (bright) dim current. The backlight is set to the dim current value after a dim timeout or when the |  |
|  |  | DIM_EN flag is set by the user (see Table 31 for a complete list of values). |  |
|  | DAC Code | Current (mA) |  |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  | 0000011 | 0.017 |  |
|  | $\ldots$ | $\ldots$ |  |
|  |  | 1111111 | 30.000 |

## ADP8870

## Backlight Level 3 (Office) Maximum Current Register (BLMX3)—Register 0x0E

Table 38. BLMX3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL3_MC |  |  |  |  |  |  |

Table 39. BLMX3 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL3_MC | $0]$ | Backlight Level 3 (office) maximum current (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  | 0000011 | 0.017 |  |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

Backlight Level 3 (Office) Dim Current Register (BLDM3)—Register 0x0F
Table 40. BLDM3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL3_DC |  |  |  |  |  |  |

Table 41. BLDM3 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL3_DC | $[6: 0]$ | Backlight Level 3 (office) dim current. The backlight is set to the dim current value after a dim timeout or when the |  |
|  |  | DIM_EN flag is set by the user (see Table 31 for a complete list of values). |  |
|  | DAC Code | Current (mA) |  |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

Backlight Level 4 (Indoor) Maximum Current Register (BLMX4)—Register 0x10
Table 42. BLMX4 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL4_MC |  |  |  |  |  |  |

Table 43. BLMX4 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL4_MC | $0]$ | Backlight Level 4 (indoor) maximum current (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  | 0000011 | 0.017 |  |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 111111 | 30.000 |

## Backlight Level 4 (Indoor) Dim Current Register (BLDM4)—Register 0x11

Table 44. BLDM4 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL4_DC |  |  |  |  |  |  |

Table 45. BLDM4 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL4_DC | [6:0] | Backlight Level 4 (indoor) $\operatorname{dim}$ current. The backlight is set to the dim current value after a dim timeout or when the |  |
|  |  | DIM_EN flag is set by the user (see Table 31 for a complete list of values). |  |
|  | DAC Code | Current (mA) |  |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  | $\ldots$ | $\ldots$ |  |
|  |  | 1111111 | 30.000 |

## Backlight Level 5 (Dark) Maximum Current Register (BLMX5)—Register 0x12

Table 46. BLMX5 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL5_MC |  |  |  |  |  |  |

Table 47. BLMX5 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL5_MC | $: 0]$ | Backlight Level 5 (dark) maximum current (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Backlight Level 5 (Dark) Dim Current Register (BLDM5)—Register 0x13

Table 48. BLDM5 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | BL5_DC |  |  |  |  |  |  |

Table 49. BLDM5 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| BL5_DC | [6:0] | Backlight Level 5 (dark) dim current. The backlight is set to the dim current value after a dim timeout or when the |  |
|  |  | DIM_EN flag is set by the user (see Table 31 for a complete list of values). |  |
|  | DAC Code | Current (mA) |  |
|  | 0000000 | 0.000 |  |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  | $\ldots$ | $\ldots$ |  |
|  |  | 1111111 | 30.000 |

## INDEPENDENT SINK REGISTER DESCRIPTIONS

Independent Sink Current Fade Law Register (ISCLAW)—Register 0x1A
Table 50. ISCLAW Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  | Bit 0 |

Table 51. ISCLAW Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 2]$ | Reserved. |
| SC_LAW | $[1: 0]$ | SC fade transfer law. |
|  |  | $00=$ square law DAC, linear time steps. |
|  |  | $01=$ square law DAC, linear time steps. |
|  | $10=$ square law DAC, nonlinear time steps (Cubic 10). |  |
|  |  | $11=$ square law DAC, nonlinear time steps (Cubic 11). |

## Independent Sink Current Control (ISCC)—Register 0x1B

Table 52. ISCC Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SC7_EN | SC6_EN | SC5_EN | SC4_EN | SC3_EN | SC2_EN | SC1_EN |

Table 53. ISCC Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | 7 | Reserved. |
| SC7_EN | 6 | This enable acts on the LED 7. <br> $1=$ Independent Sink Current LED7 is turned on. <br> $0=$ Independent Sink Current LED7 is turned off. <br>  |
|  |  | 5 |
| SC6_EN |  | This enable acts on the LED 6. <br> $1=$ Independent Sink Current LED6 is turned on. <br> $0=$ Independent Sink Current LED6 is turned off. |
| SC5_EN | 4 | This enable acts on the LED 5. <br> $1=$ Independent Sink Current LED5 is turned on. <br> $0=$ Independent Sink Current LED5 is turned off. |
| SC4_EN |  | This enable acts on the LED 4. <br> $1=$ Independent Sink Current LED4 is turned on. |
|  |  | $0=$ Independent Sink Current LED4 is turned off. |

## Independent Sink Current Time (ISCT1)—Register 0x1C

Table 54. ISCT1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | SCON | SC7OFF | SC6OFF | SC5OFF |  |  |  |

Table 55. ISCT1 Bit Descriptions

| Bit Name | Bit No. | Description ${ }^{1,2}$ |
| :---: | :---: | :---: |
| SCON | [7:6] | Sink current on time. If the sink current off time is not disabled, then when the independent current sink is enabled (Register 0x1B), it remains on for the on time selected (per the following times) and then turns off. $\begin{aligned} & 00=0.2 \mathrm{sec} . \\ & 01=0.6 \mathrm{sec} . \\ & 10=0.8 \mathrm{sec} . \\ & 11=1.2 \mathrm{sec} . \end{aligned}$ |
| SC7OFF | [5:4] | Independent Sink Current LED7 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC6OFF | [3:2] | Independent Sink Current LED6 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \text { sec. } \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC5OFF | [1:0] | Independent Sink Current LED5 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |

[^3]
## Independent Sink Current Time (ISCT2)—Register 0x1D

Table 56. ISCT2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
|  | SC4OFF | SC3OFF | SC2OFF | SC1OFF |  |  |  |

Table 57. ISCT2 Bit Descriptions

| Designation | Bit | Description ${ }^{1,2}$ |
| :---: | :---: | :---: |
| SC4OFF | [7:6] | Independent Sink Current LED4 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC3OFF | [5:4] | Independent Sink Current LED3 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC2OFF | [3:2] | Independent Sink Current LED2 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |
| SC1OFF | [1:0] | Independent Sink Current LED1 off time. When the sink current off time is disabled, the sink current remains on while enabled. If the sink current off time is set to any other value, then the ISC turns off for the off time (per the following listed times) and then turns on according to the SCON setting. $\begin{aligned} & 00=\text { off time disabled. } \\ & 01=0.6 \mathrm{sec} . \\ & 10=1.2 \mathrm{sec} . \\ & 11=1.8 \mathrm{sec} . \end{aligned}$ |

${ }^{1}$ An independent sink remains on continuously when SCx_EN $=1$ and SCx_OFF = 00 (disabled).
${ }^{2}$ To enable multiple independent sinks, set the appropriate SCx_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle. This causes a preprogrammed sequence to start simultaneously.

## Independent Sink Current Fade (ISCF)—Register 0x1E

Table 58. ISCF Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCFO |  |  |  |  | SCFI |  |  |

Table 59. ISCF Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| SCFO | [7:4] | Sink current fade-out time. The maximum fade time is from full-scale to 0 mA . Therefore, a fade is shorter between maximum and dim or between dim and off. Binary code fade-out times are as follows: <br> $0000=$ disabled. <br> $0001=0.30 \mathrm{sec}$. <br> $0010=0.60 \mathrm{sec}$. <br> $0011=0.90 \mathrm{sec}$. <br> $0100=1.2 \mathrm{sec}$. <br> $0101=1.5 \mathrm{sec}$. <br> $0110=1.8 \mathrm{sec}$. <br> $0111=2.1 \mathrm{sec}$. <br> $1000=2.4 \mathrm{sec}$. <br> $1001=2.7 \mathrm{sec}$. <br> $1010=3.0 \mathrm{sec}$. <br> $1011=3.5 \mathrm{sec}$. <br> $1100=4.0 \mathrm{sec}$. <br> $1101=4.5 \mathrm{sec}$. <br> $1110=5.0 \mathrm{sec}$. <br> $1111=5.5 \mathrm{sec}$. |
| SCFI | 3:0 | Sink current fade-in time. The maximum fade time is from 0 mA to full scale. Binary code fade-out times are as follows: <br> $0000=$ disabled. <br> $0001=0.30 \mathrm{sec}$. <br> $0010=0.60 \mathrm{sec}$. <br> $0011=0.90 \mathrm{sec}$. <br> $0100=1.2 \mathrm{sec}$. <br> $0101=1.5 \mathrm{sec}$. <br> $0110=1.8 \mathrm{sec}$. <br> $0111=2.1 \mathrm{sec}$. <br> $1000=2.4 \mathrm{sec}$. <br> $1001=2.7 \mathrm{sec}$. <br> $1010=3.0 \mathrm{sec}$. <br> $1011=3.5 \mathrm{sec}$. <br> $1100=4.0 \mathrm{sec}$. <br> $1101=4.5 \mathrm{sec}$. <br> $1110=5.0 \mathrm{sec}$. <br> $1111=5.5 \mathrm{sec}$. |

## ADP8870

## Sink Current Register LED1 (ISC1)—Register 0x1F

Table 60. ISC1 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |

Table 61. ISC1 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved |  |
| SCD1 | $0]$ | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

Sink Current Register LED2 (ISC2)—Register 0x20
Table 62. ISC2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD2 |  |  |  |  |  |  |

Table 63. ISC2 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| SCD2 | $0: 0]$ | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  | 0000010 | 0.007 |  |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Sink Current Register LED3 (ISC3)—Register 0x2 1

Table 64. ISC3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD3 |  |  |  |  |  |  |

Table 65. ISC3 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| SCD3 | $0]$ |  | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Sink Current Register LED4 (ISC4)—Register 0x22

Table 66. ISC4 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD4 |  |  |  |  |  |  |

Table 67. ISC4 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| SCD4 | $[6: 0]$ | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  | 0000000 | 0.000 |  |
|  | 000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Sink Current Register LED5 (ISC5)—Register 0x23

Table 68. ISC5 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD5 |  |  |  |  |  |  |

Table 69. ISC5 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved. |  |
| SCD5 | $0]$ | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## Sink Current Register LED6 (ISC6)—Register 0x24

Table 70. ISC6 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD6 |  |  |  |  |  |  |

Table 71. ISC6 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :--- | :--- | :--- | :--- |
| Reserved | 7 | Reserved |  |
| SCD6 | $0]$ | Sink current. Use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  | 0000001 | 0.002 |  |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | $\ldots$ | $\ldots$ |
|  |  | 1111111 | 30.000 |

## ADP8870

## Sink Current Register LED7 Brightness Level 1 (ISC7)—Register 0x25

Table 72. ISC7 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCR | SCD7 |  |  |  |  |  |  |

Table 73. ISC7 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :---: | :---: | :---: | :---: |
| SCR | 7 | 1 = Sink Current 1. |  |
|  |  | $0=$ Sink Current 0 . |  |
| SCD7 | [6:0] | For Sink Current 0, use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  |  |  |
|  |  | 1111111 | 30.000 |
|  |  | For Sink Curr | e Table 74 for a con |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.004 |
|  |  | 0000010 | 0.014 |
|  |  | 0000011 | 0.034 |
|  |  | ... |  |
|  |  | 111111 | 60.000 |

## Output Currents for LED7 with SCR = 1

Table 74. Diode Output Currents for LED7 (SCR High)

| DAC Code | Diode Current (mA) | DAC Code | Diode Current (mA) |
| :---: | :---: | :---: | :---: |
| 0x00 | 0.000 | 0x17 | 1.968 |
| $0 \times 01$ | 0.004 | $0 \times 18$ | 2.142 |
| $0 \times 02$ | 0.014 | $0 \times 19$ | 2.326 |
| $0 \times 03$ | 0.034 | $0 \times 1 \mathrm{~A}$ | 2.514 |
| $0 \times 04$ | 0.06 | $0 \times 1 \mathrm{~B}$ | 2.712 |
| $0 \times 05$ | 0.094 | $0 \times 1 \mathrm{C}$ | 2.916 |
| $0 \times 06$ | 0.134 | $0 \times 1 \mathrm{D}$ | 3.128 |
| $0 \times 07$ | 0.182 | $0 \times 1 \mathrm{E}$ | 3.348 |
| $0 \times 08$ | 0.238 | $0 \times 1 \mathrm{~F}$ | 3.574 |
| $0 \times 09$ | 0.302 | $0 \times 20$ | 3.81 |
| $0 \times 0 \mathrm{~A}$ | 0.372 | $0 \times 21$ | 4.052 |
| $0 \times 0 \mathrm{~B}$ | 0.45 | $0 \times 22$ | 4.3 |
| $0 \times 0 \mathrm{C}$ | 0.536 | $0 \times 23$ | 4.558 |
| $0 \times 0 \mathrm{D}$ | 0.628 | $0 \times 24$ | 4.822 |
| 0x0E | 0.73 | $0 \times 25$ | 5.092 |
| 0xOF | 0.838 | $0 \times 26$ | 5.372 |
| $0 \times 10$ | 0.952 | $0 \times 27$ | 5.658 |
| $0 \times 11$ | 1.076 | $0 \times 28$ | 5.952 |
| $0 \times 12$ | 1.206 | $0 \times 29$ | 6.254 |
| $0 \times 13$ | 1.342 | $0 \times 2 \mathrm{~A}$ | 6.562 |
| $0 \times 14$ | 1.488 | $0 \times 2 \mathrm{~B}$ | 6.878 |
| 0x15 | 1.64 | $0 \times 2 \mathrm{C}$ | 7.202 |
| 0x16 | 1.8 | $0 \times 2 \mathrm{D}$ | 7.534 |


| DAC Code | Diode Current (mA) |
| :---: | :---: |
| 0x2E | 7.872 |
| $0 \times 2 \mathrm{~F}$ | 8.218 |
| 0x30 | 8.57 |
| 0x31 | 8.932 |
| 0x32 | 9.3 |
| 0x33 | 9.676 |
| $0 \times 34$ | 10.058 |
| $0 \times 35$ | 10.45 |
| $0 \times 36$ | 10.848 |
| $0 \times 37$ | 11.254 |
| $0 \times 38$ | 11.666 |
| 0x39 | 12.086 |
| 0x3A | 12.514 |
| 0x3B | 12.95 |
| 0x3C | 13.392 |
| 0x3D | 13.842 |
| 0x3E | 14.3 |
| 0x3F | 14.764 |
| 0x40 | 15.238 |
| 0x41 | 15.718 |
| 0x42 | 16.204 |
| 0x43 | 16.7 |
| 0x44 | 17.202 |
| 0x45 | 17.71 |
| 0x46 | 18.228 |
| $0 \times 47$ | 18.752 |
| 0x48 | 19.284 |
| 0x49 | 19.824 |
| 0x4A | 20.37 |
| $0 \times 4 \mathrm{~B}$ | 20.926 |
| 0x4C | 21.486 |
| 0x4D | 22.056 |
| 0x4E | 22.632 |
| 0x4F | 23.216 |
| $0 \times 50$ | 23.808 |
| $0 \times 51$ | 24.406 |
| $0 \times 52$ | 25.014 |
| $0 \times 53$ | 25.628 |
| 0x54 | 26.248 |
| 0x55 | 26.878 |


| DAC Code | Diode Current (mA) |
| :--- | :--- |
| $0 \times 56$ | 27.514 |
| 0x57 | 28.156 |
| 0x58 | 28.808 |
| 0x59 | 29.466 |
| 0x5A | 30.132 |
| 0x5B | 30.806 |
| 0x5C | 31.486 |
| 0x5D | 32.174 |
| 0x5E | 32.87 |
| 0x5F | 33.574 |
| 0x60 | 34.284 |
| 0x61 | 35.002 |
| 0x62 | 35.726 |
| 0x63 | 36.46 |
| 0x64 | 37.2 |
| 0x65 | 37.948 |
| 0x66 | 38.702 |
| 0x67 | 39.466 |
| 0x68 | 40.236 |
| 0x69 | 41.014 |
| 0x6A | 41.798 |
| 0x6B | 42.59 |
| 0x6C | 43.39 |
| 0x6D | 44.198 |
| 0x6E | 45.012 |
| 0x6F | 45.834 |
| 0x70 | 46.664 |
| 0x71 | 47.5 |
| 0x72 | 48.346 |
| 0x73 | 49.198 |
| 0x74 | 50.056 |
| 0x75 | 50.924 |
| 0x76 | 51.798 |
| 0x77 | 52.68 |
| 0x78 | 53.568 |
| 0x79 | 54.464 |
| 0x7A | 55.368 |
| 0x7B | 56.28 |
| $0 \times 7 C$ | 57.198 |
| 0x7D |  |
| 0x7E | $0 \times 7 F$ |

## ADP8870

## Sink Current Register LED7 Brightness Level 2 (ISC7_L2)—Register 0x26

Table 75. ISC7_L2 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD7_L2 |  |  |  |  |  |  |

Table 76. ISC7_L2 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :---: | :---: | :---: | :---: |
| Reserved | 7 | Reserved. |  |
| SCD7_L2 | [6:0] | For SCR = 0 (Register ISC7), use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | ... | $\ldots$ |
|  |  | 111111 | 30.000 |
|  |  | For SCR = 1 (Register ISC7), use the following DAC code schedule (see Table 74 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.004 |
|  |  | 0000010 | 0.014 |
|  |  | 0000011 | 0.034 |
|  |  | 1111111 | 60,000 |
|  |  | 111111 | 60.000 |

Sink Current Register LED7 Brightness Level 3 (ISC7_L3)—Register 0x27
Table 77. ISC7_L3 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |

Table 78. ISC7_L3 Bit Descriptions


## ADP8870

Sink Current Register LED7 Brightness Level 4 (ISC7_L4)—Register 0x28
Table 79. ISC7_L4 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |

Table 80. ISC7_L4 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :---: | :---: | :---: | :---: |
| N/A | 7 | Reserved. |  |
| SCD7_L4 | 6:0 | For SCR = 0 (Register ISC7), use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | ... | ... |
|  |  | 1111111 | 30.000 |
|  |  | For SCR = 1 ( | edule (see Table 74 for a complete list of values). |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.00 |
|  |  | 0000001 | 0.004 |
|  |  | 0000010 | 0.014 |
|  |  | 0000011 | 0.034 |
|  |  | $1111111$ | . 60.000 |

Sink Current Register LED7 Brightness Level 5 (ISC7_L5)—Register 0x29
Table 81. ISC7_L5 Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved | SCD7_L5 |  |  |  |  |  |  |

Table 82. ISC7_L5 Bit Descriptions

| Bit Name | Bit No. | Description |  |
| :---: | :---: | :---: | :---: |
| Reserved | 7 | Reserved. |  |
| SCD7_L5 | [6:0] | For SCR = 0 (Register ISC7), use the following DAC code schedule (see Table 31 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.002 |
|  |  | 0000010 | 0.007 |
|  |  | 0000011 | 0.017 |
|  |  | ... | .. |
|  |  | 111111 | 30 |
|  |  | For SCR = 1 (Register ISC7), use the following DAC code schedule (see Table 74 for a complete list of values). |  |
|  |  | DAC Code | Current (mA) |
|  |  | 0000000 | 0.000 |
|  |  | 0000001 | 0.004 |
|  |  | 0000010 | 0.014 |
|  |  | 0000011 | 0.034 |
|  |  | ... <br> 1111111 |  |
|  |  | 111111 | 60.000 |

## ADP8870

## COMPARATOR REGISTER DESCRIPTIONS

Register 0x2D to Register 0x39 control the comparators, and Register 0x40 to Register 0x43 provide the raw data obtained from the comparators.

## ALS Comparator Control (CMP_CTL)—Register 0x2D

Table 83. CMP_CTL Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FILT2 |  | FORCE_RD2 |  | FILT | FORCE_RD |  |  |

Table 84. CMP_CTL Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| FILT2 | [7:5] | Filter setting for the second light sensor. $\begin{aligned} & 000=80 \mathrm{~ms} \\ & 001=160 \mathrm{~ms} \\ & 010=320 \mathrm{~ms} \\ & 011=640 \mathrm{~ms} \\ & 100=1280 \mathrm{~ms} \\ & 101=2560 \mathrm{~ms} \\ & 110=5120 \mathrm{~ms} \\ & 111=10,240 \mathrm{~ms} \end{aligned}$ |
| FORCE_RD2 | 4 | Forces a read of the second light sensor while the backlight is off. This bit is reset by the chip after the conversion is complete and is ignored if the backlight is enabled. |
| FILT | [3:1] | Filter setting for the main light sensor. $\begin{aligned} & 000=80 \mathrm{~ms} \\ & 001=160 \mathrm{~ms} \\ & 010=320 \mathrm{~ms} \\ & 011=640 \mathrm{~ms} \\ & 100=1280 \mathrm{~ms} \\ & 101=2560 \mathrm{~ms} \\ & 110=5120 \mathrm{~ms} \\ & 111=10,240 \mathrm{~ms} . \end{aligned}$ |
| FORCE_RD | 0 | Forces a read of the main light sensor while the backlight is off. This bit is reset by the chip after the conversion is complete and is ignored if the backlight is enabled. |

## Main ALS Comparator Level Enable (ALS1_EN)—Register 0x2E

Table 85. ALS1_EN Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  | L5_EN | L4_EN | L3_EN |
| L2_EN |  |  |  |  |  |  |

Table 86. ALS1_EN Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 4]$ | Reserved. |
| L5_EN | 3 | $1=$ the Level 5 comparator is enabled for the CMP_IN comparator. <br> $0=$ the Level 5 comparator is disabled for the CMP_IN comparator. |
| L4_EN | 2 | $1=$ the Level 4 comparator is enabled for the CMP_IN comparator. <br> $0=$ the Level 4 comparator is disabled for the CMP_IN comparator. |
| L3_EN | 1 | $1=$ the Level 3 comparator is enabled for the CMP_IN comparator. <br> $0=$ the Level 3 comparator is disabled for the CMP_IN comparator. |
| L2_EN | 0 | $1=$ the Level 2 comparator is enabled for the CMP_IN comparator. <br> $0=$ the Level 2 comparator is disabled for the CMP_IN comparator. |

## Secondary ALS Comparator Level Enable (ALS2_EN)—Register 0x2F

Table 87. ALS2_EN Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  | L5_EN2 | L4_EN2 | L3_EN2 |

Table 88. ALS2_EN Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 4]$ | Reserved. |
| L5_EN2 | 3 | $1=$ the Level 5 comparator and auto level changing is enabled for the CMP2 comparator. <br> $0=$ the Level 5 comparator is disabled for the CMP2 comparator. |
| L4_EN2 | 2 | $1=$ the Level 4 comparator and auto level changing is enabled for the CMP2 comparator. <br> $0=$ the Level 4 comparator is disabled for the CMP2 comparator. |
| L3_EN2 | 1 | $1=$ the Level 3 comparator and auto level changing is enabled for the CMP2 comparator. <br> $0=$ the Level 3 comparator is disabled for the CMP2 comparator. |
| L2_EN2 | 0 | $1=$ the Level 2 comparator and auto level changing is enabled for the CMP2 comparator. <br> $0=$ the Level 2 comparator is disabled for the CMP2 comparator. |

## Main ALS Comparator Status (ALS1_STAT)—Register 0x30

Table 89. ALS1_STAT Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  | CMP1_L5_OUT | CMP1_L4_OUT | CMP1_L3_OUT | CMP1_L2_OUT |

Table 90. ALS1_STAT Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 4]$ | Reserved. |
| CMP1_L5_OUT | 3 | This bit is the output of the Level 5 comparator for the main light sensor. |
| CMP1_L4_OUT | 2 | This bit is the output of the Level 4 comparator for the main light sensor. |
| CMP1_L3_OUT | 1 | This bit is the output of the Level 3 comparator for the main light sensor. |
| CMP1_L2_OUT | 0 | This bit is the output of the Level 2 comparator for the main light sensor. |

## Second ALS Comparator Status (ALS2_STAT)—Register 0x31

Table 91. ALS2_STAT Bit Map

| Bit 7 $\mathbf{7}$ | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  | CMP2_L5_OUT | CMP2_L4_OUT | CMP2_L3_OUT | CMP2_L2_OUT |  |

Table 92. ALS2_STAT Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 4]$ | Reserved. |
| CMP2_L5_OUT | 3 | This bit is the output of the Level 5 comparator for the second light sensor. |
| CMP2_L4_OUT | 2 | This bit is the output of the Level 4 comparator for the second light sensor. |
| CMP2_L3_OUT | 1 | This bit is the output of the Level 3 comparator for the second light sensor. |
| CMP2_L2_OUT | 0 | This bit is the output of the Level 2 comparator for the second light sensor. |

## Comparator Level 2 Threshold (L2_TRP)—Register 0x32

Table 93. L2_TRP Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L2_TRP |  |  |  |  |  |  |  |

Table 94. L2_TRP Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L2_TRP | [7:0] | Comparator Level 2 threshold. If the comparator input is below L2_TRP, then the comparator trips and the backlight enters Level 2 (bright) mode. The code settings for photosensor current are as follows: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=4.3 \mu \mathrm{~A} . \\ & 00000010=8.6 \mu \mathrm{~A} . \\ & 00000011=12.9 \mu \mathrm{~A} . \end{aligned}$ $11111010=1080 \mu \mathrm{~A} .$ <br> $11111111=1106 \mu \mathrm{~A}$. <br> Although codes above 1111010 ( 250 d ) are possible, they should not be used. Furthermore, the maximum value of L2_TRP + L2_HYS must not exceed 1111010 ( 250 d ). |

## Comparator Level 2 Hysteresis (L2_HYS)—Register 0x33

Table 95. L2_HYS Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L2_HYS |  |  |  |  |  |  |  |

Table 96. L2_HYS Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L2_HYS | [7:0] | Comparator Level 2 hysteresis. If the comparator input is above L2_TRP + L2_HYS, the comparator trips and the backlight enters Level 1 (daylight) mode. The code settings for photosensor current hysteresis are as follows: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 00000001=4.3 \mu \mathrm{~A} . \\ & 00000010=8.6 \mu \mathrm{~A} . \\ & 00000011=12.9 \mu \mathrm{~A} . \end{aligned}$ $11111010=1080 \mu \mathrm{~A} .$ $11111111=1106 \mu \mathrm{~A} .$ <br> Although codes above 1111010 ( 250 d ) are possible, they should not be used. Furthermore, the maximum value of L2 TRP + L2 HYS must not exceed 1111010 ( 250 d ). |

## Comparator Level 3 Threshold (L3_TRP)—Register 0x34

Table 97. L3_TRP Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L3_TRP |  |  |  |  |  |  |  |

Table 98. L3_TRP Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L3_TRP | [7:0] | Comparator Level 3 threshold. If the comparator input is below L3_TRP, then the comparator trips and the backlight enters Level 3 (office) mode. The code settings for photosensor current are as follows: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=2.16 \mu \mathrm{~A} . \\ & 00000010=4.32 \mu \mathrm{~A} . \\ & 00000011=8.64 \mu \mathrm{~A} . \end{aligned}$ <br> $11111111=550.8 \mu \mathrm{~A}$. |

## Comparator Level 3 Hysteresis (L3_HYS)—Register 0x35

Table 99. L3_HYS Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L3_HYS |  |  |  |  |  |  |  |

Table 100. L3_HYS Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L3_HYS | [7:0] | Comparator Level 3 hysteresis. If the comparator input is above L3_TRP + L3_HYS, the comparator trips and the backlight enters Level 2 (bright) mode. The code settings for photosensor current hysteresis are as follows: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=2.16 \mu \mathrm{~A} . \\ & 00000010=4.32 \mu \mathrm{~A} . \\ & 00000011=8.64 \mu \mathrm{~A} . \end{aligned}$ m $11111111=550.8 \mu \mathrm{~A} .$ |

## Comparator Level 4 Threshold (L4_TRP)—Register 0x36

Table 101. L4_TRP Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L4_TRP |  |  |  |  |  |  |  |

Table 102. L4_TRP Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L4_TRP | [7:0] | Comparator Level 4 threshold. If the comparator input is below L4_TRP, then the comparator trips and the backlight enters Level 4 (indoor) mode. The code settings for photosensor current are as follows: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=1.08 \mu \mathrm{~A} . \\ & 00000010=2.16 \mu \mathrm{~A} . \\ & 00000011=4.32 \mu \mathrm{~A} . \end{aligned}$ <br> $11111111=275.4 \mu \mathrm{~A}$. |

## ADP8870

## Comparator Level 4 Hysteresis (L4_HYS)—Register 0x37

Table 103. L4_HYS Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L4_HYS |  |  |  |  |  |  |  |

Table 104. L4_HYS Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L4_HYS | [7:0] | Comparator Level 4 hysteresis. If the comparator input is above L4_TRP + L4_HYS, the comparator trips and the backlight enters Level 3 (office) mode. The code settings for photosensor current hysteresis are as follows: $\begin{aligned} & 00000000=0 \mu \mathrm{~A} . \\ & 00000001=1.08 \mu \mathrm{~A} . \\ & 00000010=2.16 \mu \mathrm{~A} . \\ & 00000011=4.32 \mu \mathrm{~A} . \end{aligned}$ <br> $11111111=275.4 \mu \mathrm{~A}$. |

## Comparator Level 5 Threshold (L5_TRP)—Register 0x38

Table 105. L5_TRP Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L5_TRP |  |  |  |  |  |  |  |

Table 106. L5_TRP Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L5_TRP | [7:0] | Comparator Level 5 threshold. If the comparator input is below L5_TRP, then the comparator trips and the backlight enters Level 5 (dark) mode. The code settings for photosensor current are as follows: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 0000001=0.54 \mu \mathrm{~A} . \\ & 0000010=1.08 \mu \mathrm{~A} . \\ & 0000011=1.62 \mu \mathrm{~A} . \end{aligned}$ $1111111 \text { = } 137.7 \mu \mathrm{~A} .$ |

## Comparator Level 5 Hysteresis (L5_HYS)—Register 0x39

Table 107. L5_HYS Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| L5_HYS |  |  |  |  |  |  |  |

Table 108. L5_HYS Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| L5_HYS | [7:0] | Comparator Level 5 hysteresis. If the comparator input is above L5_TRP + L5_HYS, the comparator trips and the backlight enters Level 4 (indoor) mode. The code settings for photosensor current hysteresis are as follows: $\begin{aligned} & 0000000=0 \mu \mathrm{~A} . \\ & 0000001=0.54 \mu \mathrm{~A} . \\ & 0000010=1.08 \mu \mathrm{~A} . \\ & 0000011=1.62 \mu \mathrm{~A} . \end{aligned}$ $\ldots$ $1111111=137.7 \mu \mathrm{~A} .$ |

## First Phototransistor Register: Low Byte (PH1LEVL)—Register 0x40

Table 109. PH1LEVL Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PH1LEV_LOW |  |  |  |  |  |  |  |

Table 110. PH1LEVL Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| PH1LEV_LOW | $[7: 0]$ | $13-$-bit conversion value for the first light sensor-low byte (Bit 7 to Bit 0). The value is updated every <br>  |

## First Phototransistor Register: High Byte (PH1LEVH)—Register 0x41

Table 111. PH1LEVH Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |

Table 112. PH1LEVH Bit Descriptions

| Bit Name | Bit No. | Description |
| :---: | :---: | :---: |
| Reserved | [7:5] | Reserved |
| PH1LEV_HIGH | [4:0] | 13-bit conversion value for the first light sensor-high byte (Bit 12 to Bit 8 ). The value is updated every 80 ms when the light sensor is enabled. This is a read-only register. The full 13-bit conversion value is equal (in hex) to raw photosensor conversion (RPC) $=$ PH1LEV_HIGH $\times 0 \times 100+$ PH1LEV_LOW. This 13-bit number has a maximum value of $0 \times 1$ F40 (decimal $=8000$ ). To convert from the RPC (decimal) value into the photosensor current, use the following equation: $I_{\text {ALS }}($ measured $)=\mathrm{RPC}($ decimal $) / 8000 \times \mathrm{I}_{\text {ALS, }}$ where $\mathrm{I}_{\text {ALS }}$ is given in Table 1. |

## Second Phototransistor Register: Low Byte (PH2LEVL)—Register 0x42

Table 113. PH2LEVL Bit Map

| Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PH2LEV_LOW |  |  |  |  |  |  |  |

Table 114. PH2LEVL Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| PH2LEV_LOW | $[7: 0]$ | 13 -bit conversion value for the second light sensor-low byte (Bit 7 to Bit 0 ). The value is updated every 80 ms <br> when the light sensor is enabled. This is a read-only register. |

## Second Phototransistor Register: High Byte (PH2LEVH)—Register 0x43

Table 115. PH2LEVH Bit Map

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Reserved |  |  |  |  |  |  |  |
|  | PH2LEV_HIGH |  |  |  |  |  |  |

Table 116. PH2LEVH Bit Descriptions

| Bit Name | Bit No. | Description |
| :--- | :--- | :--- |
| Reserved | $[7: 5]$ | Reserved |
| PH2LEV_HIGH | $[4: 0]$ | $13-$ bit conversion value for the second light sensor-high byte (Bit 12 to Bit 8). The value is updated every <br> 80 ms when the light sensor is enabled. This is a read-only register. The full 13-bit conversion value is equal (in <br> hex) to raw photosensor conversion (RPC) $=$ PH2LEV_HIGH $\times 0 \times 100+$ PH2LEV_LOW. This 13-bit number has a <br> maximum value of 0x1F40 (decimal $=8000)$. To convert from the RPC (decimal) value into the photosensor <br> current, use the following equation: IALS(measured) $=$ RPC(decimal)/8000 $\times$ IALS, where IALS is given in Table 1. |

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-11.
Figure 56. 20-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-20-8)
Dimensions shown in millimeters


Figure 57. Tape and Reel Orientation for LFCSP Units

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADP8870ACBZ-R7 $_{\text {ADP8870ACPZ-R7 }}$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20 -Ball WLCSP, $7^{\prime \prime}$ Tape and Reel | CB-20-7 |
| ADP8870DBCB-EVALZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead LFCSP, 7 "Tape and Reel | CP-20-8 |

${ }^{1} Z=$ RoHS Compliant Part.

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADP8870DBCB-EVALZ ADP8870ACBZ-R7 ADP8870ACPZ-R7


[^0]:    $\mathrm{S}=$ START CONDITION
    $\mathrm{Sr}=$ REPEATED START CONDITION
    $\mathrm{Sr}=$ REPEATED STAR
    $\mathrm{P}=\mathrm{STOP}$ CONDITION

[^1]:    ${ }^{1} \mathrm{X}$ is the don't care bit.

[^2]:    ${ }^{1}$ Even with fade-in and fade-out disabled, the backlight does not instantaneously fade, but instead fades rapidly in about 100 ms .

[^3]:    ${ }^{1}$ An independent sink remains on continuously when SCx_EN $=1$ and SCx_OFF $=00$ (disabled).
    ${ }^{2}$ To enable multiple independent sinks, set the appropriate SCx_EN bits. To create equivalent blinking and fading sequences, enable all independent sinks in one write cycle to cause a preprogrammed sequence to start simultaneously.

