

# SST26VF020A

# 2.5V/3.0V 2-Mbit Serial Quad I/O<sup>TM</sup> (SQI<sup>TM</sup>) Flash Memory

#### **Features**

- · Single Voltage Read and Write Operations:
  - 2.7V-3.6V or 2.3V-3.6V
- · Serial Interface Architecture:
  - Nibble-wide multiplexed I/O's with SPI-like serial command structure:
    - Mode 0 and Mode 3
  - x1/x2/x4 Serial Peripheral Interface (SPI) Protocol
- High-Speed Clock Frequency:
  - 2.7V-3.6V: 104 MHz maximum (Industrial)
  - 2.3V-3.6V: 80 MHz maximum (Industrial and Extended)
- · Burst Modes:
  - Continuous linear burst
  - 8/16/32/64-byte linear burst with wrap-around
- · Superior Reliability:
  - Endurance: 100,000 cycles (minimum)
  - Greater than 100 years data retention
- Low-Power Consumption:
  - Active Read current: 15 mA (typical @ 104 MHz)
  - Standby Current: 15 µA (typical)
- Fast Erase Time:
  - Sector/Block Erase: 20 ms (typical), 25 ms (maximum)
  - Chip Erase: 40 ms (typical), 50 ms (maximum)
- · Page-Program:
  - 256 bytes per page in x1 or x4 mode
- End-of-Write Detection:
  - Software polling the BUSY bit in STATUS register
- · Flexible Erase Capability:
  - Uniform 4-Kbyte sectors
  - Uniform 32-Kbyte overlay blocks
  - Uniform 64-Kbyte overlay blocks
- · Write-Suspend:
  - Suspend program or erase operation to access another block/sector
- · Software Reset (RST) mode
- · Software Write Protection:
  - Write protection through Block Protection bits in STATUS register

- · Security ID:
  - One-Time-Programmable (OTP) 2-Kbyte Secure ID:
    - 128-bit unique, factory preprogrammed identifier
    - User-programmable area
- · Temperature Range:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C
- Automotive AEC-Q100 Qualified
- · Packages Available:
  - 8-contact WDFN (6 mm x 5 mm)
  - 8-lead SOIC (3.90 mm)
- · All Devices are RoHS Compliant

#### **Product Description**

The Serial Quad I/O™ (SQI™) family of Flash memory devices features a six-wire, 4-bit I/O interface that allows for low-power, high-performance operation in a low pin count package. SST26VF020A also supports full command-set compatibility to traditional Serial Peripheral Interface (SPI) protocol. System designs using SQI Flash devices occupy less board space and ultimately lower system costs.

All members of the 26 Series, SQI family are manufactured with proprietary, high-performance CMOS Super-Flash<sup>®</sup> technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.

SST26VF020A significantly improves performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single-power supply of 2.3V-3.6V. The total energy consumed is a function of the applied voltage, current and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any erase or program operation is less than alternative Flash memory technologies.

See Figure 2-1 for pin assignments.

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- · Your local Microchip sales office (see last page)


When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.

# 1.0 BLOCK DIAGRAM

FIGURE 1-1: FUNCTIONAL BLOCK DIAGRAM



# 2.0 PIN DESCRIPTION

FIGURE 2-1: PIN DESCRIPTIONS



TABLE 2-1: PIN DESCRIPTION

Symbol	Pin Name	Functions
SCK	Serial Clock	Provide the timing of the serial interface.  Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.
SIO[3:0]	Serial Data Input/Output	Transfer commands, addresses, or data serially into the device or data out of the device. Inputs are latched on the rising edge of the serial clock. Data is shifted out on the falling edge of the serial clock. The Enable Quad I/O (EQIO) command instruction configures these pins for Quad I/O mode.
SI	Serial Data Input for SPI mode	Transfer commands, addresses or data serially into the device. Inputs are latched on the rising edge of the serial clock. SI is the default state after a Power-on Reset or hardware Reset.
SO	Serial Data Output for SPI mode	Transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock. SO is the default state after a Power-on Reset or hardware Reset.
CE#	Chip Enable	The device is enabled by a high-to-low transition on CE#. CE# must remain low for the duration of any command sequence; or in the case of write operations, for the command/data input sequence.
WP#	Write-Protect	The WP# pin is used in conjunction with the WPEN and IOC bits in the Configuration register to prohibit write operations to the Block Protection register. This pin only works in SPI, single-bit and dual-bit Read mode.
HOLD#	Hold	Temporarily stops serial communication with the SPI Flash memory while the device is selected. This pin only works in SPI, single-bit and dual-bit Read mode and must be tied high when not in use.
RESET#	Reset	Reset the operation and internal logic of the device.
VDD	Power Supply	Provide power supply voltage.
Vss	Ground	

#### 3.0 MEMORY ORGANIZATION

The SST26VF020A SQI memory array is organized in uniform, 4-Kbyte erasable sectors with the following erasable blocks: with 32-Kbyte overlay erasable blocks and 64-Kbyte overlay erasable blocks.

#### 4.0 DEVICE OPERATION

SST26VF020A supports both Serial Peripheral Interface (SPI) bus protocol and a 4-bit multiplexed SQI bus protocol. To provide backward compatibility to traditional SPI Serial Flash devices, the device's initial state after a Power-on Reset is SPI mode which supports multi-I/O (x1/x2/x4) read/write commands. A command instruction configures the device to SQI mode. The dataflow in the SQI mode is similar to the SPI mode, except it uses four multiplexed I/O signals for command, address, and data sequence.

SQI Flash memory supports both Mode 0 (0,0) and Mode 3 (1,1) bus operations. The difference between the two modes is the state of the SCK signal when the bus master is in Standby mode and no data is being transferred. The SCK signal is low for Mode 0 and SCK signal is high for Mode 3. For both modes, the Serial Data I/O (SIO[3:0]) is sampled at the rising edge of the SCK clock signal for input, and driven after the falling edge of the SCK clock signal for output. The traditional SPI protocol uses separate input (SI) and output (SO) data signals as shown in Figure 4-1. The SQI protocol uses four multiplexed signals, SIO[3:0], for both data in and data out, as shown in Figure 4-2. This means the SQI protocol quadruples the traditional bus transfer speed at the same clock frequency, without the need for more pins on the package.

FIGURE 4-1: SPI PROTOCOL (TRADITIONAL 25 SERIES SPI DEVICE)





FIGURE 4-2: SQI SERIAL QUAD I/O PROTOCOL



#### 4.1 Device Protection

SST26VF020A offers a software write protection scheme that allows group protection of selected blocks in memory array. The Write Protection Pin (WP#) enables or disables the lock-down (BPL bit) of the STATUS register. In addition, the Lock-Down Protection Settings command also prevents any changes to the block protection setting (BP0 and BP1) during device operation. To avoid inadvertent writes during power-up, the device is write-protected by default after a Power-on Reset cycle.

#### 4.1.1 GROUP BLOCK PROTECTION

The Block Protection bits (BP0, BP1 and BPL) in the STATUS register provide write protection to the memory array and the STATUS register. See Table 4-4 for the Block Protection description.

#### 4.1.2 VOLATILE LOCK PROTECTION

To prevent changes to the Block Protection settings, use the Lock-Down Protection Settings (LDPS) command to enable Volatile Lock Protection. Once Volatile Lock Protection is enabled, the Block Protection settings cannot be changed. To avoid inadvertent lock-down, the WREN command must be executed prior to the LDPS command. To reset Volatile Lock Protection, performing a hardware Reset or power cycle on the device is required. The Volatile Lock Protection status may be read from the Configuration register.

#### 4.2 Hardware Write Protection

The hardware Write Protection pin (WP#) is used in conjunction with the WPEN and IOC bits in the Configuration register to enable the lock-down function of the BPL bit (bit 7) in the STATUS register and the Configuration register. The WP# pin function only works in SPI Single-Bit and Dual-Bit Read mode when the IOC bit in the Configuration register is set to '0'. The WP# pin function is disabled when the WPEN bit in the Configuration register is '0'. This allows installation of the device in a system with a grounded WP# pin while still enabling write to the BP bits in the STATUS register.

The factory default setting at power-up of the WPEN bit is '0', disabling the Write-Protect function of the WP# pin after power-up. WPEN is a nonvolatile bit; once the bit is set to '1', the Write-Protect function of the WP# pin continues to be enabled after power-up. The WP# pin only protects the BPL bit in STATUS register and Configuration register from changes. Therefore, if the WP# pin is set to low while an internal write is in progress, it will have no effect on the write command. The IOC bit takes priority over the WPEN bit in the Configuration register. When the IOC bit is '1', the function of the WP# pin is disabled and the WPEN bit serves no function. When WP# is driven low and IOC bit = 0, the execution of the Write STATUS Register (WRSR) instruction to change the BP bits in the STATUS register is determined by the value of the BPL bit (see Table 4-1). When WP# is high, the lock-down function of the BPL bit is disabled.

TABLE 4-1: WRITE PROTECTION LOCK-DOWN STATES

VLP	WP#	IOC	WPEN	BPL	WRSR Instruction to Change BP0, BP1 Bits in STATUS Register	WRSR Instruction to Change Configuration Register
0	L	0	0	Х	Allowed	Allowed
0	L	0	1	0	Allowed	Not Allowed
0	L	0	1	1	Not Allowed	Not Allowed
0	L	1	Х	Х	Allowed	Allowed
0	Н	Х	Х	Х	Allowed	Allowed
1	L	0	0	Х	Not Allowed	Allowed
1	L	0	1	Х	Not Allowed	Not Allowed
1	L	1	Х	Х	Not Allowed	Allowed
1	Н	Х	X	Х	Not Allowed	Allowed

**Note:** x = "Don't care".

#### 4.3 Security ID

SST26VF020A offers a 2-Kbyte Security ID (Sec ID) feature. The Security ID space is divided into two parts: one factory-programmed, 128-bit segment, and one user-programmable segment.

The factory-programmed segment is programmed during part manufacture with a unique number and cannot be changed. The user-programmable segment is left unprogrammed for the customer to program as desired.

Use the Program Security ID (PSID) command to program the Security ID using the address shown in Table 5-5. The Security ID can be locked using the Lockout Security ID (LSID) command. This prevents any future write operations to the Security ID.

The factory-programmed portion of the Security ID can not be programmed by the user; neither the factory-programmed nor user-programmable areas can be erased.

#### 4.4 Hold Operation

The HOLD# pin pauses active serial sequences without resetting the clocking sequence. This pin is active after every power-up and only operates during SPI single-bit and dual-bit modes.

SST26VF020A ships with the IOC bit set to '0' and the HOLD# pin function enabled. The HOLD# pin is always disabled in SQI mode and only works in SPI single-bit and dual-bit read mode.


To activate the Hold mode, CE# must be in active-low state. The Hold mode begins when the SCK active-low state coincides with the falling edge of the HOLD# signal. The Hold mode ends when the HOLD# signal's rising edge coincides with the SCK active-low state.

If the falling edge of the HOLD# signal does not coincide with the SCK active-low state, then the device enters Hold mode when the SCK next reaches the active-low state. Similarly, if the rising edge of the HOLD# signal does not coincide with the SCK active-low state, then the device exits Hold mode when the SCK next reaches the active-low state. See Figure 4-3.

Once the device enters Hold mode, SO will be in high-impedance state while SI and SCK can be VIL or VIH.

If CE# is driven active-high during a Hold condition, it resets the internal logic of the device. As long as HOLD# signal is low, the memory remains in the Hold condition. To resume communication with the device, HOLD# must be driven active-high, and CE# must be driven active-low.

FIGURE 4-3: HOLD CONDITION WAVEFORM



## 4.5 Reset Operation

If the RST#/HOLD#SIO3 pin is used as a Reset pin, RST# pin provides a hardware method for resetting the device. SST26VF020A supports both hardware and software Reset operation. Hardware Reset is only allowed using SPI x1 and x2 protocol. Software Reset commands 66H and 99H are supported in all protocols. See Table 4-2 and for Figure 4-4 for hardware and software Reset functionality.

Note: A device Reset during an active program or erase operation aborts the operation and data of the targeted address range may be corrupted or lost due to the aborted erase or program operation.

Depending on the prior operation, the Reset timing may vary. Recovery from a write operation requires more latency time than recovery from other operations.

#### 4.5.1 HARDWARE RESET OPERATION

To configure the RESET#/HOLD#/SIO3 pin as a RESET# pin, bit 6 of the Configuration register must be set to '1'. The factory default setting of bit 6 is '0'-HOLD# pin enabled. This is a nonvolatile bit, so the register value at power-up will be the value prior to power-down. Driving the RESET# pin high puts the device in normal operating mode. The RESET# pin must be driven low for a minimum of TRST time to reset the device. The SIO1 pin (SO) is in high-impedance state while the device is in Reset. A successful Reset operation will reset the protocol to SPI mode, STATUS register bits will become as follows: BUSY = 0, WEL = 0, BP0 = 1, BP1 = 1 and BPL = 0; reset the burst length to 8 bytes. Reset during an active program or erase operation aborts the operation and data of the targeted address range may be corrupted or lost due to the aborted erase or program operation.

#### 4.5.2 SOFTWARE RESET OPERATION

The Reset operation requires the Reset Enable command, 66H, followed by the Reset command, 99H.

Note:

Any command other than the Reset command after the Reset Enable command will disable the Reset Enable.

Once the Reset Enable and Reset commands are successfully executed, the device returns to normal operation Read mode and then does the following: resets the protocol to SPI mode, resets the burst length to 8 bytes, STATUS register bits BUSY = 0, WEL = 0; and clears bit 1 (IOC) in the Configuration register to its default state.

#### FIGURE 4-4: PERFORMING SOFTWARE RESET DURING READ




TABLE 4-2: REGISTER SETTINGS AFTER HARDWARE AND SOFTWARE RESET

	After Power Cycle	After Hardware Reset	After Software Reset	
Status Register Bits				
Busy Bit	0	0	0	
WEL Bit	0	0	0	
BP0 Bit	1	1	Unchanged	
BP1 Bit	1	1	Unchanged	
BPL Bit	0	0	Unchanged	
Configuration Register Bits				
IOC Bit	0	0	0	
VLP Bit	0	0	Unchanged	
SEC Bit	Unchanged	Unchanged	Unchanged	
WSE Bit	0	0	0	
WSP Bit	0	0	0	
RSTHLD Bit	Unchanged	Unchanged	Unchanged	
WPEN Bit	Unchanged	Unchanged	Unchanged	

# 4.6 STATUS Register

The software STATUS register provides status on whether the Flash memory array is available for any read or write operation, whether the device is write-enabled, and the state of the memory write protection. During an internal erase or program operation, the STATUS register may be read only to determine the completion of an operation in progress. Table 4-3 describes the function of each bit in the software STATUS register.

TABLE 4-3: SOFTWARE STATUS REGISTER

Bit	Name	Function	Default at Power-Up	Read/Write
0	BUSY	1 = Internal write operation is in progress 0 = No internal write operation is in progress	0	R
1	WEL	1 = Device is memory write-enabled     0 = Device is not memory write-enabled	0	R
2	BP0	Indicate current level of block write protection (see Table 4-4)	1	R/W
3	BP1	Indicate current level of block write protection (see Table 4-4)	1	R/W
4	RES	Reserved	0	N/A
5	RES	Reserved	0	N/A
6	RES	Reserved	0	N/A
7	BPL	1 = BP1, BP0 are read-only bits 0 = BP1, BP0 are read/writable	0	R/W

#### 4.6.1 BUSY

The BUSY bit determines whether there is an internal erase or program operation in progress. A '1' for the BUSY bit indicates the device is busy with an operation in progress. A '0' indicates the device is ready for the next valid operation.

#### 4.6.2 WRITE ENABLE LATCH (WEL)

The Write Enable Latch bit indicates the status of the internal memory Write Enable Latch. If the Write Enable Latch bit is set to '1', it indicates the device is write-enabled. If the bit is set to '0' (Reset), it indicates the device is not write-enabled and does not accept any memory write (program/erase) commands. The Write Enable Latch bit is automatically reset under the following conditions:

- · Power-Up
- Write Disable (WRDI) instruction completion
- · Page Program instruction completion
- · Sector Erase instruction completion
- Block Erase instructions (32-Kbyte and 64-Kbyte) completion
- · Chip Erase instruction completion
- · Write STATUS register instruction completion
- · Software or hardware Reset
- Lock-Down Protection Setting instruction completion
- · Program Security ID instruction completion
- · Lockout Security ID instruction completion
- · Write-Suspend instruction
- · SPI Quad Page program instruction completion

## 4.6.3 BLOCK PROTECTION (BP1, BP0)

The Block Protection (BP1, BP0) bits define the size of the memory area, as defined in Table 4-4, to be software-protected against any memory write (program or erase) operations.

The Write STATUS Register (WRSR) instruction is used to program the BP1 and BP0 bits as long as WP# pin is high or the Block Protect Lock (BPL) bit is '0'. Chip Erase can only be executed if Block Protection bits are '0'. After power-up, BP1 and BP0 are set to defaults specified in Table 4-4.

# 4.6.4 BLOCK PROTECTION LOCK-DOWN (BPL)

WP# pin driven low (VIL), IO bit = 0 and WPEN bit = 1 enable the Block Protection Lock-Down (BPL) bit. When BPL is set to '1', it prevents any further alteration of the BPL, BP1, and BP0 bits. When the WP# pin is driven high (VIH), the BPL bit has no effect and its value is "don't care". After power-up and hardware Reset, the BPL bit is reset to '0'.

TABLE 4-4: SOFTWARE STATUS REGISTER BLOCK PROTECTION

Protected Level	STATUS R	Register Bit	Protected Memory Address
Protected Level	BP1	BP0	2 Mbit
0	0	0	None
1 (1/4 Memory Array)	0	1	030000H-03FFFFH
1 (1/2 Memory Array)	1	0	020000H-03FFFFH
1 (Full Memory Array)	1	1	000000H-03FFFFH

**Note:** Default at power-up for BP1 and BP0 is '11'.

# 4.7 Configuration Register

The Configuration register is a Read/Write register that stores a variety of configuration information. See Table 4-5 for the function of each bit in the register.

TABLE 4-5: CONFIGURATION REGISTER

Bit	Name	Function	Default at Power-Up	Read/Write (R/W)
0	Reserved			R
1	IOC	I/O Configuration  1 = WP# and RST# or HOLD# pins disabled  0 = WP# and RST# or HOLD# pins enabled	0 <sup>(1)</sup>	R/W
2	VLP	Volatile Lock Protection  1 = Locks Protection bit setting of BP0, BP1 of STATUS register  0 = Protection bit BP0, BP1 setting not locked by VLP bit	0 <sup>(1)</sup>	R
3	SEC	Security ID Status  1 = Security ID space locked  0 = Security ID space not locked	0 <sup>(2)</sup>	R
4	WSE	Write Suspend Erase Status  1 = Erase suspended  0 = Erase is not suspended	0	R
5	WSP	Write Suspend Program Status  1 = Program suspended  0 = Program is not suspended	0	R
6	RSTHLD	RST# pin or HOLD# Pin Enable  1 = RST# pin enabled  0 = HOLD# pin enabled	0(3)	R/W
7	WPEN	Write Protection Pin (WP#) Enable  1 = WP# enabled  0 = WP# disabled	0(3)	R/W

- Note 1: Default at power-up or after hardware Reset is '0'.
  - 2: The Security ID status will always be '1' at power-up after a successful execution of the Lockout Security ID instruction, otherwise default at power-up is '0'.
  - **3:** Factory default setting. This is a nonvolatile bit, default at power-up will be the setting prior to power-down.

#### 4.7.1 I/O CONFIGURATION (IOC)

The I/O Configuration (IOC) bit reconfigures the I/O pins. The IOC bit is set by writing a '1' to bit 1 of the Configuration register. When IOC bit is '0' the WP# pin and HOLD# pin or RST# pin are enabled (SPI or Dual configuration setup). When IOC bit is set to '1' the SIO2 pin and SIO3 pin are enabled (SPI Quad I/O configuration setup). The IOC bit must be set to '1' before issuing the following SPI commands: SQOR (6BH), SQIOR (EBH), SPI Quad page program (32H) and RBSPI (ECH). Without setting the IOC bit to '1', those SPI commands are not valid. The I/O Configuration bit does not apply when in SQI mode. The default at power-up and after hardware/software Reset is '0'.

# 4.7.2 VOLATILE LOCK PROTECTION (VLP)

The Volatile Lock Protection (VLP) bit is a volatile bit which is set to '1' when a lock-down protection settings (LDPS) command is executed. When VLP bit is set to '1', it locks the protection bit BP0, BP1 settings of the STATUS register. The VLP bit can be cleared to '0' only by performing a hardware Reset or by performing a power cycle.

#### 4.7.3 SECURITY ID STATUS (SEC)

The Security ID Status (SEC) bit indicates when the Security ID space is locked to prevent a write command. The SEC bit is '1' after the host issues a Lockout SID command. Once the host issues a Lockout SID command, the SEC bit can never be reset to '0'.

# 4.7.4 WRITE SUSPEND ERASE STATUS (WSE)

The Write Suspend Erase status (WSE) indicates when an erase operation is suspended. The WSE bit is '1' after the host issues a suspend command during an erase operation. Once the suspended Erase resumes, the WSE bit is reset to '0'.

# 4.7.5 WRITE SUSPEND PROGRAM STATUS (WSP)

The Write Suspend Program status (WSP) bit indicates when a program operation is suspended. The WSP is '1' after the host issues a suspend command during the program operation. Once the suspended program operation resumes, the WSP bit is reset to '0'.

#### 4.7.6 RESET/HOLD ENABLE (RSTHLD)

The Reset/Hold Enable (RSTHLD) bit is a nonvolatile bit that configures RST#/HOLD#/SIO3 pin to be either RST# pin or Hold# pin when not configured as an I/O. There is latency associated with writing to the RSTHLD bit. Poll the BUSY bit in the STATUS register or wait TCONFIG for the completion of the internal, self-timed write operation.

#### 4.7.7 WRITE-PROTECT ENABLE (WPEN)

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that enables the WP# pin. The Write-Protect (WP#) pin and the Write-Protect Enable (WPEN) bit control the programmable hardware write-protect feature. Setting the WP# pin to low, and the WPEN bit to '1', enables hardware write protection. To disable hardware write protection, set either the WP# pin to high or the WPEN bit to '0'. There is latency associated with writing to the WPEN bit. Poll the BUSY bit in the STATUS register or wait TCONFIG for the completion of the internal, self-timed write operation. When the chip is hardware write-protected, only write operations to BPL bit in the STATUS register and Configuration register are disabled. See Section 4.2 "Hardware Write Protection" and Table 4-1 for more information about the functionality of the WPEN bit.

# 5.0 INSTRUCTIONS

Instructions are used to read, write (erase and program), and configure the SST26VF020A. The complete list of the instructions is provided in Table 5-1.

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS

In advantion	Description		Мо	ode	Address	Dummy	Data	Maximum	
Instruction	Description	Code Cycle <sup>(1)</sup>	SPI	SQI	Cycle(s) <sup>(2,3)</sup>	Cycle(s) <sup>(3)</sup>	Cycle(s) <sup>(3)</sup>	Frequency <sup>(4)</sup>	
Configuration	n								
NOP	No Operation	00H	Х	Х	0	0	0		
RSTEN	Reset Enable	66H	Χ	Х	0	0	0		
RST	Reset Memory	99H	Χ	Х	0	0	0		
EQIO	Enable Quad I/O	38H	Χ		0	0	0		
RSTQIO	Reset Quad I/O	FFH	Χ	Х	0	0	0		
RDSR <sup>(5)</sup>	Read STATUS	05H	Χ		0	0	1 to ∞	104 MHz/80 MHz	
	Register			Х	0	1	1 to ∞		
WRSR	Write STATUS Register	01H	Х	Х	0	0	1 to 2		
RDCR	Read Configuration	35H	Χ		0	0	1 to ∞		
	Register			Χ	0	1	1 to ∞		
Read									
READ	Read Memory	03H	Χ		3	0	1 to ∞	40 MHz	
High-Speed	Read Memory at	0BH	Χ		3	1	1 to ∞		
Read	Higher Speed			Х	3	3	1 to ∞	104 MHz/80 MHz	
SDOR <sup>(6)</sup>	SPI Dual Output Read	3BH	Χ		3	1	1 to ∞		
SDIOR (7,8)	SPI Dual I/O Read	BBH	Χ		3	1	1 to ∞	80 MHz	
SQOR (9)	SPI Quad Output Read	6BH	Х		3	1	1 to ∞		
SQIOR (10)	SPI Quad I/O Read	EBH	Χ		3	3	1 to ∞		
SB	Set Burst Length	C0H	Χ	Χ	0	0	1	104 MHz/80 MHz	
RBSQI	SQI nB Burst with Wrap	0CH		Х	3	3	n to ∞	104 MHZ/80 MHZ	
RBSPI	SPI nB Burst with Wrap	ECH	Х		3	3	n to ∞		
Identification	n								
JEDEC ID	JEDEC <sup>®</sup> ID Read	9FH	Х		0	0	3 to ∞		
Quad J-ID	Quad I/O J-ID Read	AFH		Х	0	1	3 to ∞	104 MHz/80 MHz	
SFDP	Serial Flash Discover- able Parameters	5AH	Х		3	1	1 to ∞	TOT IVII 12/00 IVII 12	

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS (CONTINUED)

lm atm. ati a m	Description	Op Code	М	ode	Address	Dummy	Data	Maximum
Instruction	Description	Cycle <sup>(1)</sup>	SPI	SQI	Cycle(s) <sup>(2,3)</sup>	Cycle(s) <sup>(3)</sup>	Cycle(s) <sup>(3)</sup>	Frequency <sup>(4)</sup>
Write								
WREN	Write Enable	06H	Х	Х	0	0	0	
WRDI	Write Disable	04H	Χ	Х	0	0	0	
4-Kbyte Sector Erase <sup>(11)</sup>	Erase 4 Kbyte of Memory Array	20H	Х	Х	3	0	0	
32-Kbyte Block Erase <sup>(12)</sup>	Erase 32 Kbyte of Block Memory Array	52H	Х	Х	3	0	0	
64-Kbyte Block Erase <sup>(13)</sup>	Erase 64 Kbyte of Block Memory Array	D8H	Х	Х	3	0	0	104 MHz/80 MHz
Chip Erase	Erase Full Memory Array	60H or C7H	Х	Х	0	0	0	
Page Program	To Program 1 to 256 Data Bytes	02H	Х	Х	3	0	1 to 256	
SPI Quad PP <sup>(9)</sup>	SPI Quad Page Program	32H	Х		3	0	1 to 256	
WRSU	Suspends Program/Erase	ВОН	Х	Х	0	0	0	
WRRE	Resume Program/Erase	30H	Х	Х	0	0	0	
Protection								
LDPS	Lock-Down Protection Settings	8DH	Х	Х	0	0	0	
RSID	Read Security ID	88H	Χ		2	1	1 to 1024	
				Х	2	3	1 to 1024	104 MHz/80 MHz
PSID	Program User Security ID Area	A5H	Х	Х	2	0	1 to 256	TOT IVII IZ/OU IVII IZ
LSID	Lockout Security ID Programming	85H	Х	Х	0	0	0	

TABLE 5-1: DEVICE OPERATION INSTRUCTIONS (CONTINUE	TABLE 5-1:	DEVICE OPERATION INSTRUCTIONS (CONTINUED)
--	------------	---

		Ор	Мс	ode	Address	Dummy	Data	Maximum
Instruction	Description	Code Cycle <sup>(1)</sup>	SPI	SQI	Cycle(s) <sup>(2,3)</sup>		Cycle(s) <sup>(3)</sup>	
Power-Saving								
DPD	Deep Power-Down Mode	В9Н	Х	Х	0	0	0	
RDPD	Release from Deep Power-Down and Read ID	ABH	Х	Х	3	0	1 to ∞	104 MHz/80 MHz

- Note 1: Command cycle is two clock periods in SQI mode and eight clock periods in SPI mode.
  - 2: Address bits above the Most Significant bit of each density can be VIL or VIH.
  - 3: Address, Dummy/Mode bits, and data cycles are two clock periods in SQI and eight clock periods in SPI mode.
  - 4: The maximum frequency for all instructions is up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V unless otherwise noted. For Extended temperature (125°C), the maximum frequency is up to 80 MHz.
  - 5: The Read STATUS register is continuous with ongoing clock cycles until terminated by a low-to-high transition on CF#
  - 6: Data cycles are four clock periods.
  - 7: The maximum frequency for SDIOR is up to 80 MHz from 2.3V-3.6V.
  - 8: Address, Dummy/Mode bits, and data cycles are four clock periods.
  - 9: Data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
  - 10: Address, Dummy/Mode bits, and data cycles are two clock periods. IOC bit must be set to '1' before issuing the command.
  - 11: 4-Kbyte Sector Erase addresses: use AMS-A12, remaining addresses are "don't care" but must be set either at VIL or VIH.
  - 12: 32-Kbyte Block Erase addresses: use AMS-A15, remaining addresses are "don't care" but must be set either at VIL or VIH.
  - 13: 64-Kbyte Block Erase addresses: use AMS-A16, remaining addresses are "don't care" but must be set either at VIL or VIH.

## 5.1 No Operation (NOP)

The No Operation command only cancels a Reset Enable command.  ${\tt NOP}$  has no impact on any other command.

# 5.2 Reset Enable (RSTEN) and Reset (RST)


The Reset operation is used as a system (software) Reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset Enable (RSTEN) followed by Reset (RST).

To reset SST26VF020A, the host drives CE# low, sends the Reset Enable command (66H), and drives CE# high. Next, the host drives CE# low again, sends the Reset command (99H), and drives CE# high, see Figure 5-1.

The Reset operation requires the Reset Enable command followed by the Reset command. Any command other than the Reset command after the Reset Enable command will disable the Reset Enable.

Once the Reset Enable and Reset commands are successfully executed, the device returns to normal operation Read mode and then does the following: resets the protocol to SPI mode, resets the burst length to 8 bytes, clears BUSY bit and WEL bit in the STATUS register to their default states, and clears the IOC bit, WSE bit and WSP bit in the Configuration register to its default state. A device Reset during an active program or erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the Reset timing may vary. Recovery from a write operation requires more latency time than recovery from other operations. See Table 8-2 for Reset timing parameters.

#### FIGURE 5-1: RESET SEQUENCE




# 5.3 Read (40 MHz)

The READ instruction, 03H, is supported in SPI bus protocol only with clock frequencies up to 40 MHz. This command is not supported in SQI bus protocol. The device outputs the data starting from the specified address location, then continuously streams the data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer will automatically increment until the highest memory address is reached. Once the highest memory address is reached, the Address Pointer will automatically return to the beginning (wrap-around) of the address space.

Initiate the READ instruction by executing an 8-bit command, 03H, followed by address bits A[23:0]. CE# must remain active-low for the duration of the Read cycle. See Figure 5-2 for the Read sequence.


#### FIGURE 5-2: READ SEQUENCE (SPI)



## 5.4 Enable Quad I/O (EQIO)

The Enable Quad I/O (EQIO) instruction, 38H, enables the Flash device for SQI bus operation. Upon completion of the instruction, all instructions thereafter are expected to be 4-bit multiplexed input/output (SQI mode) until a power cycle or a Reset Quad I/O instruction is executed. See Figure 5-3.

FIGURE 5-3: ENABLE QUAD I/O SEQUENCE




#### 5.5 Reset Quad I/O (RSTQIO)


The Reset Quad I/O instruction, FFH, resets the device to 1-bit SPI protocol operation or exits the Set Mode configuration during a read sequence. This command allows the Flash device to return to the default I/O state (SPI) without a power cycle, and executes in either 1-bit or 4-bit mode. If the device is in the Set Mode configuration, while in SQI High-Speed Read mode, the RSTQIO command will only return the device to a state where it can accept new command instruction. An additional RSTQIO is required to reset the device to SPI mode.

To execute a Reset Quad I/O operation, the host drives CE# low, sends the Reset Quad I/O command cycle (FFH) then drives CE# high. Execute the instruction in either SPI (8 clocks) or SQI (2 clocks) command cycles. For SPI, SIO[3:1] are "don't care" for this command, but should be driven to VIH or VIL. See Figures 5-4 and 5-5.

FIGURE 5-4: RESET QUAD I/O SEQUENCE (SPI)



#### FIGURE 5-5: RESET QUAD I/O SEQUENCE (SQI)




#### 5.6 High-Speed Read

The High-Speed Read instruction, 0BH, is supported in both SPI bus protocol and SQI protocol. This instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. On power-up, the device is set to use SPI.

Initiate High-Speed Read by executing an 8-bit command, 0BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the High-Speed Read cycle. See Figure 5-6 for the High-Speed Read sequence for SPI bus protocol.

FIGURE 5-6: HIGH-SPEED READ SEQUENCE (SPI) (C[1:0] = 0BH)



In SQI protocol, the host drives CE# low then sends one High-Speed Read command cycle, 0BH, followed by three address cycles, a Set Mode configuration cycle, and two dummy cycles. Each cycle is two nibbles (clocks) long, Most Significant nibble first.


After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to address location 000000H. During this operation, blocks that are read-locked will output data 00H.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SQI High-Speed Read command.

When M[7:0] = AXH, the device expects the next continuous instruction to be another read command, 0BH, and does not require the opcode to be entered again. The host may initiate the next read cycle by driving CE# low, then sending the 4-bit input for address A[23:0], followed by the Set Mode Configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. While in the Set Mode configuration, the RSTQIO command will only return the device to a state where it can accept a new command instruction. An additional RSTQIO is required to reset the device to SPI mode. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.

# FIGURE 5-7: HIGH-SPEED READ SEQUENCE (SQI)




# 5.7 SPI Quad Output Read

The SPI Quad Output Read instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. SST26VF020A requires the IOC bit in the Configuration register to be set to '1' prior to executing the command. Initiate SPI Quad Output Read by executing an 8-bit command, 6BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SPI Quad Mode Read. See Figure 5-8 for the SPI Quad Output Read sequence.

Following the dummy byte, the device outputs data from SIO[3:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.

FIGURE 5-8: SPI QUAD OUTPUT READ



#### 5.8 SPI Quad I/O Read


The SPI Quad I/O Read (SQIOR) instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. SST26VF020A requires the IOC bit in the Configuration register to be set to '1' prior to executing the command. Initiate SQIOR by executing an 8-bit command, EBH. The device then switches to 4-bit I/O mode for address bits A[23:0], followed by the Set Mode Configuration bits M[7:0], and two dummy bytes. CE# must remain active-low for the duration of the SPI Quad I/O Read. See Figure 5-9 for the SPI Quad I/O Read sequence.

Following the dummy bytes, the device outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Quad I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another read command, EBH, and does not require the opcode to be entered again. The host may set the next SQIOR cycle by driving CE# low, then sending the 4-bit wide input for address A[23:0], followed by the Set Mode Configuration bits M[7:0], and two dummy cycles. After the two dummy cycles, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-10 for the SPI Quad I/O Mode Read sequence when M[7:0] = AXH.

FIGURE 5-9: SPI QUAD I/O READ SEQUENCE



**FIGURE 5-10:** BACK-TO-BACK SPI QUAD I/O READ SEQUENCES WHEN M[7:0] = AXH CE# SCK SIO0 SIO1 SIO2 SIO3 -(b3**X**b7) Set Data Dummy Address Mode Byte 0 Note: MSN = Most Significant Nibble, LSN = Least Significant Nibble

#### 5.9 Set Burst

The Set Burst command specifies the number of bytes to be output during a Read Burst command before the device wraps around. It supports both SPI and SQI protocols. To set the burst length the host drives CE# low, sends the Set Burst command cycle (C0H) and one data cycle, then drives CE# high. After power-up or Reset, the burst length is set to eight bytes (00H). See Table 5-2 for burst length data and Figures 5-11 and 5-12 for the sequences.

TABLE 5-2: BURST LENGTH DATA

Burst Length	High Nibble (H0)	Low Nibble (L0)
8 Bytes	0h	0h
16 Bytes	0h	1h
32 Bytes	0h	2h
64 Bytes	0h	3h

FIGURE 5-11: SET BURST LENGTH SEQUENCE (SQI)





FIGURE 5-12: SET BURST LENGTH SEQUENCE (SPI)



## 5.10 SQI Read Burst with Wrap (RBSQI)

SQI Read Burst with Wrap is similar to High-Speed Read in SQI mode, except data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SQI Read Burst operation, drive CE# low then send the Read Burst command cycle (0CH), followed by three address cycles, and then three dummy cycles. Each cycle is two nibbles (clocks) long, Most Significant nibble first.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

During RBSQI, the internal Address Pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is eight bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are read-locked will output data 00H.

# 5.11 SPI Read Burst with Wrap (RBSPI)

SPI Read Burst with Wrap (RBSPI) is similar to SPI Quad I/O Read except the data will output continuously within the burst length until a low-to-high transition on CE#. To execute a SPI Read Burst with Wrap operation, drive CE# low, then send the Read Burst command cycle (ECH), followed by three address cycles, and then three dummy cycles.

After the dummy cycle, the device outputs data on the falling edge of the SCK signal starting from the specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.

During RBSPI, the internal Address Pointer automatically increments until the last byte of the burst is reached, then it wraps around to the first byte of the burst. All bursts are aligned to addresses within the burst length, see Table 5-3. For example, if the burst length is eight bytes, and the start address is 06h, the burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern repeats until the command is terminated by a low-to-high transition on CE#.

During this operation, blocks that are read-locked will output data 00H.

TABLE 5-3: BURST ADDRESS RANGES


Burst Length	Burst Address Ranges
8 Bytes	00-07H, 08-0FH, 10-17H, 18-1FH
16 Bytes	00-0FH, 10-1FH, 20-2FH, 30-3FH
32 Bytes	00-1FH, 20-3FH, 40-5FH, 60-7FH
64 Bytes	00-3FH, 40-7FH, 80-BFH, C0-FFH

#### 5.12 SPI Dual Output Read

The SPI Dual Output Read instruction supports frequencies of up to 104 MHz from 2.7V-3.6V and up to 80 MHz from 2.3V-3.6V. Initiate SPI Dual Output Read by executing an 8-bit command, 3BH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SPI Dual Output Read operation. See Figure 5-13 for the SPI Dual Output Read sequence.

Following the dummy byte, SST26VF020A outputs data from SIO[1:0] starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.





#### 5.13 SPI Dual I/O Read

The SPI Dual I/O Read (SDIOR) instruction supports up to 80 MHz frequency. Initiate SDIOR by executing an 8-bit command, BBH. The device then switches to 2-bit I/O mode for address bits A[23:0], followed by the Set Mode Configuration bits M[7:0]. CE# must remain active-low for the duration of the SPI Dual I/O Read. See Figure 5-14 for the SPI Dual I/O Read sequence.

Following the Set Mode Configuration bits, the SST26VF020A outputs data from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal Address Pointer automatically increments until the highest memory address is reached, at which point the Address Pointer returns to the beginning of the address space.

The Set Mode Configuration bit M[7:0] indicates if the next instruction cycle is another SPI Dual I/O Read command. When M[7:0] = AXH, the device expects the next continuous instruction to be another SDIOR command, BBH, and does not require the opcode to be entered again. The host may set the next SDIOR cycle by driving CE# low, then sending the 2-bit wide input for address A[23:0], followed by the Set Mode Configuration bits M[7:0]. After the Set Mode Configuration bits, the device outputs the data starting from the specified address location. There are no restrictions on address location access.

When M[7:0] is any value other than AXH, the device expects the next instruction initiated to be a command instruction. To reset/exit the Set Mode configuration, execute the Reset Quad I/O command, FFH. See Figure 5-15 for the SPI Dual I/O Read sequence when M[7:0] = AXH.

FIGURE 5-14: SPI DUAL I/O READ SEQUENCE





FIGURE 5-15: BACK-TO-BACK SPI DUAL I/O READ SEQUENCES WHEN M[7:0] = AXH



#### 5.14 JEDEC ID Read (SPI Protocol)


Using traditional SPI protocol, the <code>JEDEC ID</code> Read instruction identifies the device as SST26VF020A and the manufacturer as Microchip. To execute a <code>JEDEC ID</code> operation the host drives CE# low then sends the <code>JEDEC ID</code> command cycle (9FH).

Immediately following the command cycle, SST26VF020A output data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition on CE#. The device outputs three bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-16 for instruction sequence.

TABLE 5-4: DEVICE ID DATA OUTPUT

Product	Manufacturer ID (Byte 1)	Device ID	
		Device Type (Byte 2)	Device ID (Byte 3)
SST26VF020A	BFH	26H	12H






# 5.15 Read Quad J-ID Read (SQI Protocol)

The Read Quad J-ID Read instruction identifies the device as SST26VF020A and manufacturer as Microchip. To execute a Quad J-ID operation the host drives CE# low and then sends the Quad J-ID command cycle (AFH). Each cycle is two nibbles (clocks) long, Most Significant Nibble first.

Immediately following the command cycle and one dummy cycle, SST26VF020A outputs data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition of CE#. The device outputs three bytes of data: manufacturer, device type, and device ID, see Table 5-4. See Figure 5-17 for instruction sequence.

FIGURE 5-17: QUAD J-ID READ SEQUENCE




# 5.16 Serial Flash Discoverable Parameters (SFDP)

The Serial Flash Discoverable Parameters (SFDP) contain information describing the characteristics of the device. This allows device-independent, JEDEC ID-independent, and forward/backward-compatible software support for all future Serial Flash device families. See Table 11-1 for address and data values.

Initiate SFDP by executing an 8-bit command, 5AH, followed by address bits A[23:0] and a dummy byte. CE# must remain active-low for the duration of the SFDP cycle. For the SFDP sequence, see Figure 5-18.

FIGURE 5-18: SERIAL FLASH DISCOVERABLE PARAMETERS SEQUENCE



#### 5.17 Sector Erase

The Sector Erase instruction clears all bits in the selected 4-KByte sector to '1', but it does not change a protected memory area. Prior to any write operation, the Write Enable (WREN) instruction must be executed.

To execute a Sector Erase operation, the host drives CE# low, then sends the Sector Erase command cycle (20H) and three address cycles, and then drives CE# high. Address bits [AMS:A $_{12}$ ] (AMS = Most Significant Address) determine the sector address (SA $_{\rm X}$ ); the remaining address bits can be VIL or VIH. To identify the completion of the internal, self-timed, write operation, poll the BUSY bit in the STATUS register, or wait TSE. See Figures 5-19 and 5-20 for the Sector Erase sequence.

FIGURE 5-19: 4-KBYTE SECTOR ERASE SEQUENCE - SQI MODE





FIGURE 5-20: 4-KBYTE SECTOR ERASE SEQUENCE (SPI)




# 5.18 32-Kbyte Block Erase and 64-Kbyte Block Erase


The 32-Kbyte Block Erase instruction clears all bits in the selected 32-Kbyte block to FFH. The 64-Kbyte Block Erase instruction clears all bits in the selected 64-Kbyte block to FFH. A 32-Kbyte Block Erase or 64-Kbyte Block Erase instruction applied to a protected memory area will be ignored. Prior to any block erase operation, the Write Enable (WREN) instruction must be executed. CE# must remain active-low for the duration of any command sequence. The 32-Kbyte Block Erase instruction is initiated by executing an 8-bit command 52H, followed by address bits [A23:A0]. Address bits [AMS:A15] (AMS = Most Significant Address) are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is executed.

The 64-Kbyte Block Erase instruction is initiated by executing an 8-bit command D8H, followed by address bits [A23:A0]. Address bits [AMS:A16] (AMS = Most Significant Address) are used to determine block address (BAX), remaining address bits can be VIL or VIH. CE# must be driven high before the instruction is executed. The user may poll the BUSY bit in the software STATUS register or wait TBE for the completion of the internal self-timed 32-Kbyte Block Erase or 64-Kbyte Block Erase cycles. See Figures 5-21 and 5-22 for the 32-Kbyte Block Erase sequence and Figures 5-23 and 5-24 for the 64-Kbyte Block Erase sequence.


FIGURE 5-21: 32-KBYTE BLOCK-ERASE SEQUENCE (SQI)








## FIGURE 5-23: 64-KBYTE BLOCK-ERASE SEQUENCE (SQI)



## FIGURE 5-24: 64-KBYTE BLOCK-ERASE SEQUENCE (SPI)




## 5.19 Chip Erase


The Chip Erase instruction clears all bits in the device to '1'. The Chip Erase instruction is ignored if any of the memory area is protected. Prior to any write operation, execute the WREN instruction.

To execute a Chip Erase operation, the host drives CE# low, sends the Chip Erase command cycle (C7H or 60H), then drives CE# high. Poll the BUSY bit in the STATUS register, or wait TSCE, for the completion of the internal, self-timed, write operation. See Figures 5-25 and 5-26 for the Chip Erase sequence.

## FIGURE 5-25: CHIP ERASE SEQUENCE (SQI)



## FIGURE 5-26: CHIP ERASE SEQUENCE (SPI)




#### 5.20 Page Program

The Page Program instruction programs up to 256 bytes of data in the memory, and supports both SPI and SQI protocols. The data for the selected page address must be in the erased state (FFH) before initiating the Page Program operation. A Page Program applied to a protected memory area will be ignored. Prior to the program operation, execute the WREN instruction.


To execute a Page Program operation, the host drives CE# low then sends the Page Program command cycle (02H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole-byte increments; sending less than a full byte will cause the partial byte to be ignored. Poll the BUSY bit in the STATUS register, or wait TPP for the completion of the internal, self-timed, write operation. See Figures 5-27 and 5-28 for the Page Program sequence.

When executing Page Program, the memory range for the SST26VF020A is divided into 256-byte page boundaries. The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the Page Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the number of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

#### FIGURE 5-27: PAGE-PROGRAM SEQUENCE (SQI)



#### FIGURE 5-28: PAGE-PROGRAM SEQUENCE (SPI)




#### 5.21 SPI Quad Page Program

The SPI Quad Page Program instruction programs up to 256 bytes of data in the memory. The data for the selected page address must be in the erased state (FFH) before initiating the SPI Quad Page Program operation. A SPI Quad Page Program applied to a protected memory area will be ignored. SST26VF020A requires the ICO bit in the Configuration register to be set to '1' prior to executing the command. Prior to the program operation, execute the WREN instruction.

To execute a SPI Quad Page Program operation, the host drives CE# low then sends the SPI Quad Page Program command cycle (32H), three address cycles followed by the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole-byte increments. The command cycle is eight clocks long, the address and data cycles are each two clocks long, Most Significant bit first. Poll the BUSY bit in the STATUS register, or wait TPP for the completion of the internal, self-timed, write operation. See Figure 5-29.

When executing SPI Quad Page Program, the memory range for the SST26VF020A is divided into 256-byte page boundaries. The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the SPI Quad Page Program instruction is not the beginning of the page boundary (A[7:0] are not all zero), and the of bytes of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.





## 5.22 Write Suspend and Write Resume

Write Suspend allows the interruption of Sector Erase, 32-Kbyte Block Erase, 64-Kbyte Block Erase, SPI Quad Page Program, or Page Program operations in order to erase, program or read data in another portion of memory. The original operation can be continued with the Write Resume command. This operation is supported in both SQI and SPI protocols.

Only one write operation can be suspended at a time; if an operation is already suspended, the device will ignore the Write Suspend command. Write Suspend during Chip Erase is ignored; Chip Erase is not a valid command while a write is suspended.

The Write Resume command is ignored until any write operation (Program or Erase) initiated during the Write Suspend is complete. The device requires a minimum of 500 µs between each Write Suspend command.

#### 5.23 Write Suspend During Sector Erase or Block Erase

Issuing a Write Suspend instruction during Sector Erase, 32-Kbyte Block Erase or 64-Kbyte Block Erase allows the host to program or read any sector that was not being erased. The device will ignore any programming commands pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will output unknown data because the Sector, 32-Kbyte Block Erase or 64-Kbyte Block Erase will be incomplete.

To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The Configuration register indicates that the erase has been suspended by changing the WSE bit from '0' to '1', but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the STATUS register or wait Tws.

# 5.24 Write Suspend During Page Programming or SPI Quad Page Programming

Issuing a Write Suspend instruction during Page Programming allows the host to erase or read any sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be ignored. Any attempt to read from the suspended page will output unknown data because the program will be incomplete.

To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command cycle (B0H), then drives CE# high. The Configuration register indicates that the programming has been suspended by changing the WSP bit from '0' to '1', but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the BUSY bit in the STATUS register or wait Tws.

#### 5.25 Write Resume

Write Resume restarts a write command that was suspended, and changes the suspend Status bit in the Configuration register (WSE or WSP) back to '0'.

To execute a Write Resume operation, the host drives CE# low, sends the Write Resume command cycle (30H), then drives CE# high. To determine if the internal, self-timed write operation is completed, poll the BUSY bit in the STATUS register, or wait the specified time TSE, TBE or TPP for Sector-Erase, Block-Erase, or Page-Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times TSE, TBE or TPP.

#### 5.26 Read Security ID

The Read Security ID operation is supported in both SPI and SQI modes. To execute a Read Security ID (SID) operation in SPI mode, the host drives CE# low, sends the Read Security ID command cycle (88H), two address cycles, and then one dummy cycle. To execute a Read Security ID operation in SQI mode, the host drives CE# low and then sends the Read Security ID command, two address cycles, and three dummy cycles.

After the dummy cycles, the device outputs data on the falling edge of the SCK signal, starting from the specified address location. The data output stream is continuous through all SID addresses until terminated by a low-to-high transition on CE#. See Table 5-5 for the Security ID address range.

#### 5.27 Program Security ID

The Program Security ID instruction programs one to 2032 bytes of data in the user-programmable, Security ID space. This Security ID space is one-time-programmable (OTP). The device ignores a Program Security ID instruction pointing to an invalid or protected address, see Table 5-5. Prior to the program operation, execute WREN.

To execute a Program SID operation, the host drives CE# low, sends the Program Security ID command cycle (A5H), two address cycles, the data to be programmed, then drives CE# high. The programmed data must be between 1 to 256 bytes and in whole-byte increments.

The device handles shifting of more than 256 bytes of data by maintaining the last 256 bytes of data as the correct data to be programmed. If the target address for the Program Security ID instruction is not the beginning of the page boundary, and the number of data input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap around and will be programmed at the start of that target page.

The Program Security ID operation is supported in both SPI and SQI mode. To determine the completion of the internal, self-timed Program SID operation, poll the BUSY bit in the software STATUS register, or wait TPSID for the completion of the internal self-timed Program Security ID operation.

TABLE 5-5: PROGRAM SECURITY ID

Program Security ID	Address Range	
Unique ID Preprogrammed at Factory	0000-000FH	
User-Programmable	0010H-07FFH	

# 5.28 Lockout Security ID

The Lockout Security ID instruction prevents any future changes to the Security ID, and is supported in both SPI and SQI modes. Prior to the operation, execute WREN.

To execute a Lockout SID, the host drives CE# low, sends the Lockout Security ID command cycle (85H), then drives CE# high. Poll the BUSY bit in the software STATUS register, or wait TPSID for the completion of the Lockout Security ID operation.

# 5.29 Read STATUS Register (RDSR) and Read Configuration Register (RDCR)

The Read STATUS Register (RDSR) and Read Configuration Register (RDCR) commands output the contents of the STATUS and Configuration registers.

These commands function in both SPI and SQI modes. The STATUS register may be read at any time, even during a write operation. When a write is in progress, poll the BUSY bit before sending any new commands to assure that the new commands are properly received by the device.

To read the STATUS or Configuration registers, the host drives CE# low, then sends the Read STATUS Register command cycle (05H) or the Read Configuration Register command (35H). A dummy cycle is required in SQI mode. Immediately after the command cycle, the device outputs data on the falling edge of the SCK signal. The data output stream continues until terminated by a low-to-high transition on CE#. See Figures 5-30 and 5-31 for the instruction sequence.

FIGURE 5-30: READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE (SQI)






FIGURE 5-31: READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE (SPI)




# 5.30 Write STATUS Register (WRSR)

The Write STATUS Register (WRSR) command writes new values to the STATUS register and Configuration register. To execute a Write STATUS Register operation, the host drives CE# low, then sends the Write STATUS Register command cycle (01H), and one or two cycles of data, and then drives CE# high. The first cycle of data points to the STATUS register, the second points to the Configuration register. See Figures 5-32 and 5-33.

FIGURE 5-32: WRITE STATUS REGISTER SEQUENCE (SQI)




#### FIGURE 5-33: WRITE STATUS REGISTER SEQUENCE (SPI)




## 5.31 Write Enable (WREN)

The Write Enable (WREN) instruction sets the Write Enable Latch bit in the STATUS register to '1', allowing write operations to occur. The WREN instruction must be executed prior to any of the following operations: Sector Erase, 32-Kbyte Block Erase or 64-Kbyte Block Erase, Chip Erase, Page Program, Program Security ID, Lockout Security ID, Lock-Down Protection Settings, SPI Quad Page program, and Write STATUS register. To execute a Write Enable the host drives CE# low then sends the Write Enable command cycle (06H) then drives CE# high. See Figures 5-34 and 5-35 for the WREN instruction sequence.

FIGURE 5-34: WRITE ENABLE SEQUENCE (SQI)



## FIGURE 5-35: WRITE ENABLE SEQUENCE (SPI)




## 5.32 Write Disable (WRDI)


The Write Disable (WRDI) instruction sets the Write Enable Latch bit in the STATUS register to '0', preventing write operations. The WRDI instruction is ignored during any internal write operations. Any write operation started before executing WRDI will complete. Drive CE# high before executing WRDI.

To execute a Write Disable, the host drives CE# low, sends the Write Disable command cycle (04H), then drives CE# high. See Figures 5-36 and 5-37.

FIGURE 5-36: WRITE DISABLE (WRDI) SEQUENCE (SQI)









# 5.33 Lock-Down Protection Settings (LDPS)

The Lock-Down Protection Settings instruction prevents changes to the Block Protection bits (BP0, BP1) of the STATUS register during device operation. Lock-Down resets after power cycling or hardware Reset; this allows the Block Protection settings to be changed. Execute WREN before initiating the Lock-Down Protection Settings instruction. To execute a Lock-Down Protection Settings command, the host drives CE# low, then sends the Lock-Down Protection Settings command cycle (8DH), then drive CE# high. Executing the LDPS instruction will set the VLP bit in the Configuration register.

FIGURE 5-38: LOCK-DOWN PROTECTION SETTINGS (SQI)



#### FIGURE 5-39: LOCK-DOWN PROTECTION SETTINGS (SPI)



#### 5.34 Deep Power-Down

The Deep Power-Down (DPD) instruction puts the device in the lowest power consumption mode – the Deep Power-Down mode. The Deep Power-Down instruction is ignored during an internal write operation. While the device is in Deep Power-Down mode, all instructions will be ignored except for the Release Deep Power-Down instruction.

Enter Deep Power-Down mode by initiating the Deep Power-Down (DPD) instruction (B9H) while driving CE# low. CE# must be driven high before executing the DPD instruction. After CE# is driven high, it requires a delay of TDPD before the standby current ISB is reduced to deep power-down current IDPD. See Table 5-6 for Deep Power-Down timing. If the device is busy performing an internal erase or program operation, initiating a Deep Power-Down instruction will not place the device in Deep Power-Down mode. See Figures 5-40 and 5-41 for the DPD instruction sequence.

TABLE 5-6: DEEP POWER-DOWN

Symbol	Parameter	Min.	Max.	Units
TDPD	CE# High to Deep Power-Down	_	3	μs
TSBR	CE# High to Standby Mode		10	μs

FIGURE 5-40: DEEP POWER-DOWN (DPD) SEQUENCE - SQI MODE





FIGURE 5-41: DEEP POWER-DOWN (DPD) SEQUENCE - SPI MODE



# 5.35 Release from Deep Power-Down and Read ID

Release from Deep Power-Down (RDPD) and Read ID instruction exits Deep Power-Down mode. To exit Deep Power-Down mode, execute the RDPD. During this command, the host drives CE# low, then sends the Deep Power-Down command cycle (ABH), and then drives CE# high. The device will return to Standby mode and be ready for the next instruction after TSBR.

To execute RDPD and read the Device ID, the host drives CE# low then sends the Deep Power-Down command cycle (ABH), three dummy clock cycles, and then drives CE# high. The device outputs the Device ID on the falling edge of the SCK signal following the dummy cycles. The data output stream is continuous until terminated by a low-to-high transition on CE, and will return to Standby mode and be ready for the next instruction after TSBR. See Figures 5-42 and 5-43 for the command sequence.

FIGURE 5-42: RELEASE FROM DEEP POWER-DOWN (RDPD) AND READ ID SEQUENCE - SQI MODE





FIGURE 5-43: RELEASE FROM DEEP POWER-DOWN (RDPD) AND READ ID SEQUENCE - SPI MODE



#### 6.0 ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (†)

Temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
DC voltage on any pin to ground potential	0.5V to VDD+0.5V
Transient voltage (<20 ns) on any pin to ground potential	2.0V to VDD+2.0V
Package power dissipation capability (TA = 25°C)	1.0W
Surface mount solder reflow temperature	260°C for 10 seconds
Output short circuit current <sup>(1)</sup>	50 mA

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Output shorted for no more than one second. No more than one output shorted at a time.

TABLE 6-1: OPERATING RANGE

Range Ambient Temp.		VDD
Industrial	ndustrial -40°C to +85°C	
Extended <sup>(1)</sup>	-40°C to +125°C	2.3V-3.6V

**Note 1:** Maximum operating frequency for Extended temperature is 80 MHz.

TABLE 6-2: AC CONDITIONS OF TEST<sup>(1)</sup>

Input Rise/Fall Time	Output Load
3 ns	CL = 30 pF

Note 1: See Figure 8-6.

#### 6.1 Power-Up Specifications

All functionalities and DC specifications are specified for a VDD ramp rate of greater than 1V per 100 ms (0V to 3.0V in less than 300 ms). See Table 6-3 and Figure 6-1 for more information.

When VDD drops from the operating voltage to below the minimum VDD threshold at power-down, all operations are disabled and the device does not respond to commands. Data corruption may result if a power-down occurs while a write registers, program, or erase operation is in progress. See Figure 6-2.

#### TABLE 6-3: RECOMMENDED SYSTEM POWER-UP/POWER-DOWN TIMINGS

Symbol	Parameter	Minimum	Maximum	Units	Condition
TPU-READ <sup>(1)</sup>	VDD Minimum to Read Operation	100	_	μs	
TPU-WRITE <sup>(1)</sup>	VDD Minimum to Write Operation	100	_	μs	
TPD <sup>(1)</sup>	Power-Down Duration	100	_	ms	
Voff	VDD Off	_	0.3	V	0V recommended

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

FIGURE 6-1: POWER-UP TIMING DIAGRAM





FIGURE 6-2: POWER-DOWN AND VOLTAGE DROP DIAGRAM



#### 7.0 DC CHARACTERISTICS

TABLE 7-1: DC OPERATING CHARACTERISTICS (VDD = 2.3V-3.6V)

		Limits				
Symbol	Parameter	Min.	Typical	Max.	Unit	Test Conditions
IDDR1	Read Current	_	8	15	mA	VDD = VDD Max, CE# = 0.1 VDD/0.9 VDD@40 MHz, SO = Open
IDDR2	Read Current	_	_	20	mA	VDD = VDD Max, CE# = 0.1 VDD/0.9 VDD@104 MHz, SO = Open
IDDW	Program and Erase Current	_	_	25	mA	VDD Max
I <sub>SB1</sub>	Standby Current	_	15	30	μA	CE# =VDD, VIN=VDD or Vss
I <sub>SB2</sub>	Standby Current	_	_	50	μA	CE# =VDD, VIN=VDD or Vss at 125°C
I <sub>DPD1</sub>	Deep Power-Down Current	_	8	20	μA	CE# = VDD, VIN=VDD or Vss
I <sub>DPD2</sub>	Deep Power-Down Current	_	_	30	μA	CE# = VDD, VIN=VDD or Vss at 125°C
ILI	Input Leakage Current	_	_	2	μA	VIN = GND to VDD, VDD=VDD Max
ILO	Output Leakage Current	_	_	2	μA	Vout = GND to Vdd, Vdd = Vdd Max
VIL	Input Low Voltage	_	_	0.8	V	VDD = VDD Min
VIH	Input High Voltage	0.7 VDD	_	_	V	VDD = VDD Max
Vol	Output Low Voltage	_	_	0.2	V	IOL = 100 μA, VDD = VDD Min
Vон	Output High Voltage	VDD-0.2	_	_	V	IOH = -100 μA, VDD = VDD Min

TABLE 7-2: Capacitance (TA = 25°C, f = 1 MHz, Other Pins Open)

Parameter Description		Test Condition	Maximum
Соит <sup>(1)</sup>	Output Pin Capacitance	Vout = 0V	8 pF
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	6 pF

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### **TABLE 7-3: RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Unit	Test Method
NEND <sup>(1)</sup>	Endurance	100,000	Cycles	JEDEC Standard A117 and AEC-Q100-005
TDR <sup>(1)</sup>	Data Retention	100	Years	JEDEC Standard A103 and AEC-Q100-005
ILTH <sup>(1)</sup>	Latch Up	100 + IDD	mA	JEDEC Standard 78 and AEC-Q100-004

**Note 1:** This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7-4: WRITE TIMING PARAMETERS (VDD = 2.3V-3.6V)

Symbol	Parameter	Minimum	Maximum	Unit
TSE	Sector Erase	_	25	ms
Тве	Block Erase	_	25	ms
TSCE	Chip Erase	_	50	ms
TPP <sup>(1)</sup>	Page Program	_	1.5	ms
TPSID	Program Security ID	_	1.5	ms
Tws	Write Suspend Latency	_	25	μs
TCONFIG	Configuration Register Write Latency	_	25	ms

# SST26VF020A

## TABLE 7-4: WRITE TIMING PARAMETERS (VDD = 2.3V-3.6V) (CONTINUED)

Symbol Parameter	Minimum	Maximum	Unit
------------------	---------	---------	------

Note 1: Estimate for typical conditions less than 256 bytes: Programming Time (μs) = 55 + (3.75 x # of bytes).

## 8.0 AC CHARACTERISTICS

TABLE 8-1: AC OPERATING CHARACTERISTICS (VDD<sup>(1)</sup> = 2.3V-3.6V)

0	Dament de la constant	Limits - 40 MHz		Limits - 80 MHz <sup>(2)</sup>		Limits - 104 MHz		Units
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Ullits
FCLK	Serial Clock Frequency	_	40	_	80	_	104	MHz
TCLK	Serial Clock Period	_	25	_	12.5	1	9.6	ns
Тѕскн	Serial Clock High Time	11		5.5	_	4.5	_	ns
TSCKL	Serial Clock Low Time	11		5.5	_	4.5	_	ns
TSCKR <sup>(3)</sup>	Serial Clock Rise Time (slew rate)	0.1	1	0.1	_	0.1	_	V/ns
TSCKF <sup>(3)</sup>	Serial Clock Fall Time (slew rate)	0.1	_	0.1	_	0.1	_	V/ns
TCES <sup>(4)</sup>	CE# Active Setup Time	8	_	5	_	5	_	ns
ТСЕН <sup>(4)</sup>	CE# Active Hold Time	8	1	5	_	5	_	ns
Тснs <sup>(4)</sup>	CE# Not Active Setup Time	8	_	5	_	5	_	ns
Тснн <sup>(4)</sup>	CE# Not Active Hold Time	8	_	5	_	5	_	ns
Тсрн	CE# High Time	25	_	12.5	_	12	_	ns
TCHZ	CE# High-to-High Z Output	_	19	_	12.5	_	12	ns
TCLZ	SCK Low-to-Low Z Output	0	_	0	_	0	_	ns
THLS	HOLD# Low Setup Time	8	_	5	_	5	_	ns
Тннѕ	HOLD# High Setup Time	8	_	5	_	5	_	ns
THLH	HOLD# Low Hold Time	8	_	5	_	5	_	ns
Тннн	HOLD# High Hold Time	8	_	5	_	5	_	ns
THZ	HOLD# Low-to-High Z Output	_	8	_	8	_	8	ns
TLZ	HOLD# High-to-Low Z Output	_	8	_	8	_	8	ns
TDS	Data In Setup Time	3	_	3	_	3	_	ns
TDH	Data In Hold Time	4	_	4	_	4	_	ns
Тон	Output Hold from SCK Change	0	_	0		0	_	ns
Tv	Output Valid from SCK	_	8/5 <sup>(5)</sup>	_	8/5 <sup>(5)</sup>	_	8/5 <sup>(5)</sup>	ns

Note 1: Maximum operating frequency for 2.7V-3.6V is 104 MHz and for 2.3V-3.6V is 80 MHz.

<sup>2:</sup> Maximum frequency for 125°C is 80 MHz.

<sup>3:</sup> Maximum Rise and Fall time may be limited by TSCKH and TSCKL requirements.

<sup>4:</sup> Relative to SCK.

**<sup>5</sup>**: 30 pF/10 pF

FIGURE 8-1: HOLD TIMING DIAGRAM




FIGURE 8-2: SERIAL INPUT TIMING DIAGRAM






FIGURE 8-3: SERIAL OUTPUT TIMING DIAGRAM




### FIGURE 8-4: RESET TIMING DIAGRAM



#### TABLE 8-2: RESET TIMING PARAMETERS

TR(I)	Parameter	Minimum	Maximum	Units
TRECR	Reset to Read (non-data operation)	_	20	ns
TRECP	Reset Recovery from Program or Suspend	_	100	μs
TRECE	Reset Recovery from Erase	_	1	ms
TRST	Reset Pulse Width (Hardware Reset)	100	_	ns
TRHZ	Reset to High-Z Output	_	105	ns

#### FIGURE 8-5: HARDWARE RESET TIMING DIAGRAM



### FIGURE 8-6: AC INPUT/OUTPUT REFERENCE WAVEFORMS



AC test inputs are driven at VIHT (0.9VDD) for a logic '1' and VILT (0.1VDD) for a logic '0'. Measurement reference points for inputs and outputs are VHT (0.6VDD) and VLT (0.4VDD). Input rise and fall times (10%  $\leftrightarrow$  90%) are <3 ns.

Note: VHT - VHIGH Test


VLT - VLOW Test


VIHT - VINPUT HIGH Test VILT - VINPUT LOW Test

### 9.0 PACKAGING INFORMATION


### 9.1 Package Marking

8-Lead SOIC (3.90 mm)





8-Lead WDFN (5x6 mm)







Part Number	1 <sup>st</sup> Line Marking Codes				
Part Number	SOIC	WDFN			
SST26VF020A	26F020A	26F020A			

Legend: XX...X Part number or part number code

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(Sn) Pb-free JEDEC® designator for Matte Tin (Sn)

**Note**: For very small packages with no room for the Pb-free JEDEC<sup>®</sup> designator

(e3), the marking will only appear on the outer carton or reel label.


**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

## 9.2 Packaging Diagrams

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev D Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETER.	S		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	-	1.75	
Molded Package Thickness	A2	1.25	-	ı	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev D Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev B

## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-210B Sheet 1 of 2

## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN NOM MAX			
Number of Terminals	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness A3 0.20 REF					
Overall Width	D	5.00 BSC			
Exposed Pad Width	D2		4.00 BSC		
Overall Length	Е	6.00 BSC			
Exposed Pad Length	E2	3.40 BSC			
Terminal Width	b	0.35	0.42	0.48	
Terminal Length	L	0.50	0.60	0.70	
Terminal-to-Exposed-Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-210B Sheet 2 of 2

## 8-Lead Plastic Very, Very Thin Small Outline No-Lead (MF) - 5x6 mm Body [WDFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	N	IILLIMETER:	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch		1.27 BSC		
Optional Center Pad Width	X2			3.50
Optional Center Pad Length	Y2			4.10
Contact Pad Spacing	С		5.70	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1	·		1.10

#### Notes:

Note:

1. Dimensioning and tolerancing per ASME Y14.5M  $\,$ 

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2210A

## 10.0 REVISION HISTORY

# Revision A (January 2020)

Initial release of the document.

#### THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] <sup>(1)</sup>	- <u>xxx</u>	<b>x</b> T	/XX	Valid Combinations <sup>(2)</sup> :
Device	Tape and R Indicator		Temperature	Package	a) SST26VF020A-104I/SN b) SST26VF020AT-104I/SN c) SST26VF020A-104I/MF d) SST26VF020AT-104I/MF
Device:	SST26VF020A	WP#/Hold# pin e	/, SQI Flash memory	/	e) SST26VF020A-80E/SN f) SST26VF020AT-80E/SN g) SST26VF020A-80E/MF
Tape and Reel Indicator:	Blank T	<ul> <li>Standard packa</li> <li>Tape and Reel<sup>(1</sup></li> </ul>	ging (tube or tray) )		h) SST26VF020AT-80E/MF
Operating Frequency	104 80	= 104 MHz = 80 MHz			Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.
Temperature Range:	I E	= -40°C to +85°C ( = -40°C to +125°C			Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Package:	SN MF	= SOIC (3.90 mm I = WDFN (6 mm x S	Body), 8-lead 5 mm Body), 8-lead		2: Contact your Microchip sales office for Automotive AEC-Q100 ordering information. Valid automotive part numbers are not listed on this page.

## 11.0 APPENDIX

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 1 OF 13)

Address	Bit Address	Data	Comments			
SFDP Header						
SFDP Head	er: 1 <sup>st</sup> DWOF	RD				
00H	A7:A0	53H				
01H	A15:A8	46H	SFDP Signature			
02H	A23:A16	44H	SFDP Signature = 50444653H			
03H	A31:A24	50H				
SFDP Head	er: 2 <sup>nd</sup> DWO	RD				
04H	A7:A0	06H	SFDP Minor Revision Number			
05H	A15:A8	01H	SFDP Major Revision Number			
06H	A23:A16	02H	Number of Parameter Headers (NPH) = 3			
07H	A31:A24	FFH	Unused. Contains FF and cannot be changed.			
			Parameter Headers			
JEDEC Flas	sh Parameter	Header: 1 <sup>st</sup>	DWORD			
08H	A7:A0	00H	Parameter ID LSB Number When this field is set to 00H, it indicates a JEDEC-specified header. For vendor-specified headers, this field must be set to the vendor's manufacturer ID.			
09H	A15:A8	06H	Parameter Table Minor Revision Number Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor revision starts at 00H.			
0AH	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to locations that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined discoverable parameters. Major revision starts at 01H.			
0BH	A31:A24	10H	Parameter Table Length Number of DWORDs that are in the Parameter table.			
JEDEC Flas	sh Parameter	Header: 2 <sup>n</sup>	d DWORD			
0CH	A7:A0	30H	Parameter Table Pointer (PTP)			
0DH	A15:A8	00H	A 24-bit address that specifies the start of this header's Parameter table in			
0EH	A23:A16	00H	the SFDP structure. The address must be DWORD-aligned.			
0FH	A31:A24	FFH	Parameter ID MSB Number			
JEDEC Sec	tor Map Para	meter Head	er: 3 <sup>rd</sup> DWORD			
10H	A7:A0	81H	Parameter ID LSB Number Sector Map Function specific table is assigned 81H.			
11H	A15:A8	00H	Parameter Table Minor Revision Number Minor revisions are either clarifications or changes that add parameters in existing Reserved locations. Minor revisions do NOT change overall structure of SFDP. Minor revision starts at 00H.			
12H	A23:A16	01H	Parameter Table Major Revision Number Major revisions are changes that reorganize or add parameters to locations that are NOT currently Reserved. Major revisions would require code (BIOS/firmware) or hardware change to get previously defined discoverable parameters. Major revision starts at 01H.			
13H	A31:A24	02H	Parameter Table Length Number of DWORDs that are in the Parameter table.			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 2 OF 13)

Address	Bit Address	Data	Comments			
JEDEC Sec	tor Map Para	meter Head	er: 4 <sup>th</sup> DWORD			
14H	A7:A0	00H	Parameter Table Pointer (PTP)			
15H	A15:A8	01H	This 24-bit address specifies the start of this header's Parameter table in the SFDP structure. The address must be DWORD-aligned.			
16H	A23:A16	00H				
17H	A31:A24	FFH	Parameter ID MSB Number			
Microchip (	Vendor) Para	meter Head	er: 5 <sup>th</sup> DWORD			
18H	A7:A0	BFH	ID Number Manufacture ID (vendor specified header)			
19H	A15:A8	00H	Parameter Table Minor Revision Number			
1AH	A23:A16	01H	Parameter Table Major Revision Number, Revision 1.0			
1BH	A31:A24	13H	Parameter Table Length, 19 Double Words			
Microchip (V	'endor) Paran	neter Header:	6 <sup>th</sup> DWORD			
1CH	A7:A0	00H	Parameter Table Pointer (PTP)			
1DH	A15:A8	02H	This 24-bit address specifies the start of this header's Parameter table in the SFDP structure. The address must be DWORD-aligned.			
1EH	A23:A16	00H	SEDE Structure. The address must be DWORD-aligned.			
1FH	A31:A24	01H	Used to indicate bank number (vendor specific).			
			JEDEC Flash Parameter Table			
JEDEC Flas	h Parameter	Table: 1 <sup>st</sup> D	WORD			
	A1:A0		Block/Sector Erase Sizes 00: Reserved 01: 4-Kbyte Erase 10: Reserved 11: Use this setting only if the 4-Kbyte erase is unavailable.			
30H	A2	FDH	Write Granularity 0: Single-byte programmable devices or buffer programmable devices with buffer is less than 64 bytes (32 words). 1: For buffer programmable devices when the buffer size is 64 bytes (32 words) or larger.			
A3		Volatile STATUS Register 0: Target Flash has nonvolatile STATUS bit. Write/Erase commands do not require STATUS register to be written on every power-on. 1: Target Flash has volatile STATUS bits.				
	A4		Write Enable Opcode Select for Writing to Volatile STATUS Register 0: 0x50. Enables a STATUS register write when bit 3 is set to '1'.  1: 0x06 Enables a STATUS register write when bit 3 (A3) is set to '1'.			
	A7:A5		Unused. Contains 111b and cannot be changed.			
31H	A15:A8	20H	4-Kbyte Erase Opcode			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 3 OF 13)

Address	Bit Address	Data	Comments
	A16		Supports (1-1-2) Fast Read 0: (1-1-2) Fast Read NOT supported 1: (1-1-2) Fast Read supported
	A18:A17		Address Bytes Number of bytes used in addressing Flash array read, write and erase  00: 3-Byte only addressing  01: 3- or 4-Byte addressing (e.g., defaults to 3-Byte mode; enters 4-Byte mode on command)  10: 4-Byte only addressing  11: Reserved
	A19		Supports Double Transfer Rate (DTR) Clocking Indicates the device supports some type of double transfer rate clocking.  0: DTR NOT supported  1: DTR Clocking supported
32H	A20	F1H	Supports (1-2-2) Fast Read Device supports single input opcode, dual input address, and dual output data Fast Read. 0: (1-2-2) Fast Read NOT supported 1: (1-2-2) Fast Read supported
	A21		Supports (1-4-4) Fast Read Device supports single input opcode, quad input address, and quad output data Fast Read 0: (1-4-4) Fast Read NOT supported 1: (1-4-4) Fast Read supported
	A22		Supports (1-1-4) Fast Read Device supports single input opcode and address and quad output data Fast Read. 0: (1-1-4) Fast Read NOT supported 1: (1-1-4) Fast Read supported
	A23		Unused. Contains '1' cannot be changed.
33H	A31:A24	FFH	Unused. Contains FF cannot be changed.
JEDEC Flas	h Parameter	Table: 2 <sup>nd</sup> D	DWORD
34H	A7:A0	FFH	
35H	A15:A8	FFH	Flash Memory Density
36H	A23:A16	1FH	SST26VF020A = 001FFFFFH
37H	A31:A24	00H	
JEDEC Flas	h Parameter	Table: 3 <sup>rd</sup> D	
30П	A4:A0	ЛЛЫ	(1-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 00100b: 4 dummy clocks (16 dummy bits) are needed with a Quad Input Address Phase instruction.
38H	A7:A5	7:A5	Quad Input Address Quad Output (1-4-4) Fast Read Number of Mode Bits 010b: 2 dummy clocks (8 mode bits) are needed with a single input opcode, quad input address and quad output data Fast Read instruction.
39H	A15:A8	EBH	(1-4-4) Fast Read Opcode Opcode for single input opcode, quad input address and quad output data Fast Read instruction.

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 4 OF 13)

Address	Bit Address	Data	Comments
ЗАН	A20:A16	08H	(1-1-4) Fast Read Number of Wait states (dummy clocks) needed before valid output 01000b: 8 dummy bits are needed with a single input opcode and address and quad output data Fast Read instruction.
	A23:A21		(1-1-4) Fast Read Number of Mode Bits 000b: No mode bits are needed with a single input opcode and address and quad output data Fast Read instruction.
ЗВН	A31:A24	6BH	(1-1-4) Fast Read Opcode Opcode for single input opcode and address and quad output data Fast Read instruction.
JEDEC Flas	h Parameter	Table: 4 <sup>th</sup> D	WORD
зсн	A4:A0 3CH 08H	(1-1-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 01000b: 8 dummy clocks are needed with a single input opcode, address and dual output data Fast Read instruction.	
	A7:A5		(1-1-2) Fast Read Number of Mode Bits 000b: No mode bits are needed with a single input opcode and address and quad output data Fast Read instruction.
3DH	A15:A8	3ВН	(1-1-2) Fast Read Opcode Opcode for single input opcode and address and dual output data Fast Read instruction.
3EH	A20:A16	6 80H	(1-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output 00000b: 0 clocks of dummy cycle.
	A23:A21		(1-2-2) Fast Read Number of Mode Bits (in clocks) 100b: 4 clocks of mode bits are needed.
3FH	A31:A24	ВВН	(1-2-2) Fast Read Opcode Opcode for single input opcode, dual input address, and dual output data Fast Read instruction.
JEDEC Flas	h Parameter	Table: 5 <sup>th</sup> D	WORD
	A0		Supports (2-2-2) Fast Read Device supports dual input opcode and address and dual output data Fast Read. 0: (2-2-2) Fast Read NOT supported 1: (2-2-2) Fast Read supported
4011	A3:A1	FF.11	Reserved. Bits default to all 1's.
40H	A4	FEH	Supports (4-4-4) Fast Read Device supports Quad input opcode and address and quad output data Fast Read. 0: (4-4-4) Fast Read NOT supported 1: (4-4-4) Fast Read supported
	A7:A5		Reserved. Bits default to all 1's.
41H	A15:A8	FFH	Reserved. Bits default to all 1's.
42H	A23:A16	FFH	Reserved. Bits default to all 1's.
43H	A31:A24	FFH	Reserved. Bits default to all 1's.
JEDEC Flas	h Parameter		
44H	A7:A0	FFH	Reserved. Bits default to all 1's.
45H	A15:A8	FFH	Reserved. Bits default to all 1's.

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 5 OF 13)

Address	Bit Address	Data	Comments
			(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before
46H	A20:A16	00H	valid output 00000b: No dummy bit is needed
4011		0011	(2-2-2) Fast Read Number of Mode Bits
	A23:A21		000b: No mode bits are needed
			(2-2-2) Fast Read Opcode
47H	A31:A24	FFH	Opcode for dual input opcode and address and dual output data Fast Read (not supported).
JEDEC Flas	h Parameter	Table: 7 <sup>th</sup> D	
48H	A7:A0	FFH	Reserved. Bits default to all 1's.
49H	A15:A8	FFH	Reserved. Bits default to all 1's.
1011	7110.710		(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before
	A20:A16		valid output
4.011	A20.A10	4411	00100b: 4 clocks dummy are needed with a quad input opcode and address and quad output data Fast Read instruction.
4AH		44H	(4-4-4) Fast Read Number of Mode Bits
	A23:A21		010b: 2 clocks mode bits are needed with a quad input opcode and address
	,		and quad output data Fast Read instruction.
4BH	A31:A24	0BH	(4-4-4) Fast Read Opcode
	-		Opcode for quad input opcode/address, quad output data Fast Read.
JEDEC Flas	h Parameter	Table: 8 <sup>th</sup> D	
4CH	A7:A0	0CH	Sector Type 1 Size 4-Kbyte, Sector/Block size = 2 <sup>N</sup> bytes
4DH	A15:A8	20H	Sector Type 1 Opcode Opcode used to erase the number of bytes specified by Sector Type 1 Size.
4EH	A23:A16	0FH	<b>Sector Type 2 Size</b> 32-Kbyte, Sector/Block size = 2 <sup>N</sup> bytes
4FH	A31:A24	D8H	Sector Type 2 Opcode Opcode used to erase the number of bytes specified by Sector Type 2 Size.
JEDEC Flas	h Parameter	Table: 9 <sup>th</sup> D	WORD
50H	A7:A0	10H	Sector Type 3 Size 64-Kbyte, Sector/Block size = 2 <sup>N</sup> bytes
51H	A15:A8	D8H	Sector Type 3 Opcode Opcode used to erase the number of bytes specified by Sector Type 3 Size.
52H	A23:A16	00H	Sector Type 4 Size 64-Kbyte, Sector/Block size = 2 <sup>N</sup> bytes
53H	A31:A24	00H	Sector Type 4 Opcode Opcode used to erase the number of bytes specified by Sector Type 4 Size.
JEDEC Flas	h Parameter	Table: 10 <sup>th</sup> I	DWORD
	A3:A0		Multiplier from typical erase time to maximum erase time.  Maximum time = 2*(count +1)*Typical erase time  Count = 0  A3:A0 = 0000b
54H	A7:A4	20H	Erase Type 1 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 10:9 units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1s) A8:A4 count = 18 = 10010b A10:A9 unit = 1 ms = 00b

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 6 OF 13)

Address	Bit Address	Data	Comments
	A10:A8		A10:A8 = 001b
55H	55H A15:A11 91H		Erase Type 2 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 17:16 units ( <b>00b: 1 ms</b> , 01b: 16 ms, 10b: 128 ms, 11b: 1s) <b>A15:A11 count = 18 = 1</b> 0010b <b>A17:A16 unit = 1 ms =</b> 00b
	A17:A16		A17:A16 = 00b
56H	A23:A18	48H	Erase Type 3 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 24:23 units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1s) A22:A18 count = 18 = 10010b A24:A23 unit = 1ms = 00b
	A24		A24 = 0b
57H	A31:A25 24H		Erase Type 4 Erase, Typical time Typical time = (count+1)*units 1 ms to 32 ms, 16 ms to 512 ms, 128 ms to 4096 ms, 1s to 32s 31:30 units (00b: 1 ms, 01b: 16 ms, 10b: 128 ms, 11b: 1s) A29:A25 count = 18 = 10010b A31:A30 unit = 1 ms = 00b
JEDEC Flas	h Parameter	Table: 11 <sup>th</sup> I	DWORD
5011	A3:A0	80H	Multiplier from typical program time to maximum program time Maximum time = 2*(count +1)*Typical program time Count = 0 A3:A0 = 0000b
ЭОП			Page Size Page size = 2^N bytes N = 8 A7:A4 = 1000b
5011	A31:A8	050	Page Program Typical time, Program time = (count+1)*units 13 units (0b: 8 μs, 1b: 64 μs) A12:A8 count = 11 = 011111b A13 unit = 64 μs = 1b
59H 6FH A15:A14	6FH	Byte Program Typical time, first byte Typical time = (count+1)*units 18 units (0b: 1 µs, 1b: 8 µs) A17:A14 count = 5 = 0101b A18 = 8 µs = 1b	
	A18:A16		A18:A16 = 101b
5AH		Byte Program Typical time, additional byte Typical time = (count+1)*units 23 units (0b: 1 μs, 1b: 8 μs) A22:A19 count = 0011b A23 = 1 μs = 0b	

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 7 OF 13)

Address	Bit Address	Data	Comments			
5AH	A30:A24	81H	Chip Erase Typical time Typical time = (count+1)*units 16 ms to 512 ms, 256 ms to 8192 ms, 4s to 128s, 64s to 2048s A28:A24 count = 1 = 00001b A30:A29 units = 16 ms = 00b			
	A31		Reserved A31 = 1b			
JEDEC Flas	DEC Flash Parameter Table: 12 <sup>th</sup> DWORD					
5CH	A3:A0	EDH	Prohibited Operations During Program Suspend xxx0b: May not initiate a new erase anywhere xxx1b: May not initiate a new erase in the program suspended page size xx0xb: May not initiate a new page program anywhere xx1xb: May not initiate a new page program in program suspended page size x0xxb: Refer to the data sheet x1xxb: May not initiate a read in the program suspended page size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 1:0 are sufficient			
	A7:A4		Prohibited Operation During Erase Suspend  xxx0b: May not initiate a new erase anywhere  xxx1b: May not initiate a new erase in the erase suspended page size  xx0xb: May not initiate a new page program anywhere  xx1xb: May not initiate a new page program in erase suspended erase type size  x0xxb: Refer to the data sheet  x1xxb: May not initiate a read in the erase suspended page size  0xxxb: Additional erase or program restrictions apply  1xxxb: The erase and program restrictions in bits 5:4 are sufficient			
	A8		Reserved = 1b			
5DH	A12:A9	0FH	Program Resume to Suspend Interval The device requires this typical amount of time to make progress on the program operation before allowing another suspend. Interval = 500 μs Program resume to suspend interval = (count+1)*64 μs A12:A9 = 7 = 0111b			
	A15:A13		Suspend in-progress program max latency Maximum time required by the Flash device to suspend an in-progress program and be ready to accept another command which accesses the Flash array.  Max. latency = 25 $\mu$ s program max. latency =(count+1)*units units (00b: 128 ns, 01b: 1 $\mu$ s, 10b: 8 $\mu$ s, 11b: 64 $\mu$ s)  A17:A13 = count = 24 = 11000b  A19:A18 = 1 $\mu$ s = 01b			
	A19:A16	77H	0111b			
5EH	A23:A20		Erase Resume to Suspend Interval The device requires this typical amount of time to make progress on the erase operation before allowing another suspend. Interval = 500 μs Erase resume to suspend interval = (count+1)*64 μs A23:A20 = 7 = 0111b			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 8 OF 13)

Address	Bit Address	Data	Comments
5FH	A30:A24	38H	Suspend in-progress erase max. latency Maximum time required by the Flash device to suspend an in-progress erase and be ready to accept another command which accesses the Flash array. Max. latency = $25 \mu s$ Erase max. latency = $(count+1)^*units$ units $(00b: 128 ns, 01b: 1\mu s, 10b: 8 \mu s, 11b: 64 \mu s)$ A28:A24= $count = 24 = 11000b$ A30:A29 = $1 \mu s = 01b$
	A31		Suspend/Resume supported  0: supported  1: not supported
JEDEC Flas	h Parameter	Table: 13 <sup>th</sup>	
60H	A7:A0	30H	Program Resume Instruction
61H	A15:A8	ВОН	Program Suspend Instruction
62H	A23:A16	30H	Resume Instruction
63H	A31:A24	ВОН	Suspend Instruction
JEDEC Flas	h Parameter	Table: 14 <sup>th</sup>	DWORD
	A1:A0		Reserved = 11b
64H	A7:A2	F7H	STATUS Register Polling Device Busy $111101b$ : Use of legacy polling is supported by reading the STATUS register with 05h instruction and checking WIP bit [0] (0 = ready, 1 = busy)
65H	A14:A8	А9Н	Exit Deep Power-Down to next operation delay – 10 µs Delay = (count+1)*unit A12:A8 = count = 9 = 01001b A14:A13 units = 01b = 1 µs
	A15		Exit Power-Down Instruction – ABH= 10101011b A15 = 1b
	A22:A16		A22:A16 = 1010101b
66H	A23	D5H	Enter Power-Down Instruction – B9H = 10111001b A23 = 1b
	A30:A24		A30:A24 = 1011100
67H	A31	5CH	Deep Power-Down Supported  0: supported  1: not supported
JEDEC Flas	h Parameter	Table: 15 <sup>th</sup>	DWORD
68H	A3:A0	29H	4-4-4 mode disable sequences  Xxx1b: issue FF instruction  1xxxb: issue the Soft Reset 66/99 sequence
	A7:A4		4-4-4 mode enable sequences X_xx1xb: issue instruction 38H
69H	A8	C2H	4-4-4 mode enable sequences A8 = 0
	A9		0-4-4 mode supported 0: not supported 1: supported
	A15:A10		0-4-4 Mode Exit Method X1_xxxx: Mode Bit[7:0] Not = AXh 1x_xxx: Reserved = 1

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 9 OF 13)

Address	Bit Address	Data	Comments		
	A19:A16		0-4-4 Mode Entry Method  X1xxb: M[7:0] = AXh  1xxxb: Reserved = 1		
6AH	A22:A20	5CH	Quad Enable Requirements (QER) 101b: Quad Enable is bit 1 of the Configuration register.		
	A23		HOLD and Reset Disable 0: feature is not supported		
6BH	A31:A24	FFH	Reserved bits = 0xFF		
JEDEC Flash Parameter Table: 16 <sup>th</sup> DWORD					
6C	A6:A0	F0H	Volatile or Nonvolatile Register and Write Enable Instructions for STATUS Register 1  Xx1_xxxxb: STATUS Register 1 contains a mix of volatile and nonvolatile bits. The 06h instruction is used to enable writing to the register.  X1x_xxxxb: Reserved = 1  1xx_xxxxb: Reserved = 1		
	A7		Reserved =1b		
6D	A13:A8	30H	Soft Reset and Rescue Sequence Support  X1_xxxxb: Reset Enable instruction 66h is issued followed by Reset instruction 99h.  1x_xxxxb: exit 0-4-4 mode is required prior to other Reset sequences.		
	A15:A14		Exit 4-Byte Addressing Not supported		
6E	A23:A16	С0Н	Exit 4-Byte Addressing Not supported A21:A14 = 00000000b A23 and A22 are Reserved bits which are = 1		
6F	A31:A24	80H	Enter 4-Byte Addressing Not supported  1xxx_xxxx: Reserved = 1		
JEDEC Sec	tor Map Para	meter Table			
100H	A7:A0	FFH	A7:A2 = Reserved = 111111b A1 = Descriptor Type = Map = 1b A0 = Last map = 1b		
101H	A15:A8	00H	Configuration ID = 00h		
102H	A23:A16	00H	Region Count = 1 Region		
103H	A31:A24	FFH	Reserved = FFh		
104H	A7:A0	F7H	Region 0 supports 4-Kbyte erase, 32-Kbyte erase and 64-Kbyte erase A3:A0 = 0111b A7:A4 = Reserved = 1111b		
105H	A15:A8	FFH	Region 0 Size  For 2 Mbit device Count = 2 Mbyte/256 bytes = 1024 Value = count - 1 = 1023 A31:A8 = 0003FFh		
106H	A23:A16	03H			
107H	A31:A24	00H			

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 10 OF 13)

Address	Bit Address	Data	Comments		
	SST26VF020A (Vendor) Parameter Table				
SST26VF02	SST26VF020A Identification				
200H	A7:A0	BFH	Manufacturer ID		
201H	A15:A8	26H	Memory Type		
202H	A23:A16	12H	Device ID SST26VF020A = 12H		
203H	A31:A24	FFH	Reserved. Bits default to all 1's.		
SST26VF02	0A Interface				
	A2:A0		Interfaces Supported 000: SPI only 001: Power-up default is SPI; Quad can be enabled/disabled 010: Reserved  • • 111: Reserved		
204H	А3	В9Н	Supports Enable Quad 0: not supported 1: supported		
	A6:A4		Supports Hold#/RST# Function 000: Hold# 001: RST# 010: HOLD/RST# 011: I/O when in SQI(4-4-4), 1-4-4 or 1-1-4 Read		
	A7		Supports Software Reset 0: not supported 1: supported		
	A8		Supports Quad Reset 0: not supported 1: supported		
	A10:A9		Reserved. Bits default to all 1's.		
205H	A13:A11	DFH	Byte-Program or Page-Program (256 Bytes) 011: Byte Program/Page Program in SPI and Quad Page Program once Quad is enabled		
	A14		Program-Erase Suspend Supported  0: Not Supported  1: Program/Erase Suspend Supported		
	A15		Deep Power-Down Mode Supported  0: Not Supported  1: Deep Power-Down Mode Supported		

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 11 OF 13)

Address	Bit Address	Data	Comments	
	A16		OTP Capable (Security ID) Supported 0: not supported 1: supported	
	A17		Supports Block Group Protect 0: not supported 1: supported	
206H	A18	F3H	Supports Independent Block Protect 0: not supported 1: supported	
	A19		Supports Independent Nonvolatile Lock (Block or Sector becomes OTP) 0: not supported 1: supported	
	A23:A20		Reserved. Bits default to all 1's.	
207H	A31:A24	FFH	Reserved. Bits default to all 1's.	
208H	A7:A0	30H	VDD Minimum Supply Voltage	
209H	A15:A8	F2H	2.30V (F230)	
20AH	A23:A16	60H	VDD Maximum Supply Voltage	
20BH	A31:A24	F3H	3.60V (F360H)	
20CH	A7:A0	32H	Typical Time-out for Byte Program: 50 µs  Typical time-out for Byte Program is in µs. Represented by conversion of the actual time from the decimal to hexadecimal number.	
20DH	A15:A8	FFH	Reserved. Bits default to all 1's.	
20EH	A23:A16	0AH	Typical Time-out for Page Program: 1.0 ms (xxH*(0.1 ms)	
20FH	A31:A24	12H	Typical Time-out for Sector Erase/Block Erase: 18 ms Typical time-out for Sector/Block-Erase is in ms. Represented by conversion of the actual time from the decimal to hexadecimal number.	
210H	A7:A0	23H	Typical Time-out for Chip Erase: 35 ms Typical time-out for Chip Erase is in ms. Represented by conversion of the actual time from the decimal to hexadecimal number.	
211H	A15:A8	46H	Maximum Time-out for Byte Program: 70 μs Typical time-out for Byte Program is in μs. Represented by conversion of the actual time from the decimal to hexadecimal number.	
212H	A23:A16	FFH	Reserved. Bits default to all 1's.	
213H	A31:A24	0FH	Maximum Time-out for Page Program: 1.5 ms Typical time-out for Page Program in xxH*(0.1 ms) ms	
214H	A7:A0	19H	Maximum Time-out for Sector Erase/Block Erase: 25 ms Maximum time-out for Sector/Block Erase in ms	
215H	A15:A8	32H	Maximum Time-out for Chip Erase: 50 ms.  Maximum time-out for Chip Erase in ms.	
216H	A23:A16	0FH	Maximum Time-out for Program Security ID: 1.5 ms Maximum time-out for Program Security ID in xxH*(0.1 ms) ms	
217H	A31:A24	19H	Maximum Time-out for Write Protection Enable Latency: 25 ms  Maximum time-out for Write Protection Enable Latency is in ms. Represented by conversion of the actual time from the decimal to hexadecimal number.	
218H	A7:A0	19H	Maximum Time-out for Write Suspend Latency: 25 μs Maximum time-out for Write Suspend Latency is in μs. Represented by conversion of the actual time from the decimal to hexadecimal number.	

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 12 OF 13)

Address	Bit Address	Data	Comments		
219H	A15:A8	03H	Maximum Time to Deep Power-Down 3 μs = 03H		
21AH	A23:A16	0AH	Maximum Time-out from Deep Power-Down mode to Standby mode 10 $\mu s$ = 0AH		
21BH	A31:A24	FFH	Reserved. Bits default to all 1's.		
21CH	A7:A0	FFH	Reserved. Bits default to all 1's.		
21DH	A15:A8	FFH	Reserved. Bits default to all 1's.		
21EH	A23:A16	FFH	Reserved. Bits default to all 1's.		
21FH	A31:A24	FFH	Reserved. Bits default to all 1's.		
Supported Instructions					
220H	A7:A0	00H	No Operation		
221H	A15:A8	66H	Reset Enable		
222H	A23:A16	99H	Reset Memory		
223H	A31:A24	38H	Enable Quad I/O		
224H	A7:A0	FFH	Reset Quad I/O		
225H	A15:A8	05H	Read STATUS Register		
226H	A23:A16	01H	Write STATUS Register		
227H	A31:A24	35H	Read Configuration Register		
228H	A7:A0	06H	Write Enable		
229H	A15:A8	04H	Write Disable		
22AH	A23:A16	02H	Byte Program or Page Program		
22BH	A31:A24	32H	SPI Quad Page Program		
22CH	A7:A0	ВОН	Suspends Program/Erase		
22DH	A15:A8	30H	Resumes Program/Erase		
22EH	A23:A16	FFH	Reserved		
22FH	A31:A24	FFH	Reserved		
230H	A7:A0	FFH	Reserved		
231H	A15:A8	FFH	Reserved		
232H	A23:A16	FFH	Reserved		
233H	A31:A24	88H	Read Security ID		
234H	A7:A0	A5H	Program User Security ID Area		
235H	A15:A8	85H	Lockout Security ID Programming		
236H	A23:A16	C0H	Set Burst Length		
237H	A31:A24	9FH	JEDEC-ID		
238H	A7:A0	AFH	Quad J-ID		
239H	A15:A8	5AH	SFDP		
23AH	A23:A16	В9Н	Deep Power-Down Mode		
23BH	A31:A24	ABH	Release Deep Power-Down Mode		
23CH	A4:A0	06H	(1-4-4) SPI nB Burst with Wrap Number of Wait states (dummy clocks) needed before valid output 00110b: 6 clocks of dummy cycle (1-4-4) SPI nB Burst with Wrap Number of Mode Bits		
	A7:A5		000b: Set Mode bits are not supported		
23DH	A15:A8	ECH	(1-4-4) SPI nB Burst with Wrap Opcode		

TABLE 11-1: SERIAL FLASH DISCOVERABLE PARAMETER (SFDP) (SHEET 13 OF 13)

Address	Bit Address	Data	Comments	
23EH	A20:A16	06H	(4-4-4) SQI nB Burst with Wrap Nur needed before valid output 00110b: 6 clocks of dummy cycle	mber of Wait states (dummy clocks)
	A23:A21		000b: Set Mode bits are not supported	ed
23FH	A31:A24	0CH	(4-4-4) SQI nB Burst with Wrap Ope	code
240H	A4:A0	00Н	(1-1-1) Read Memory Number of Wabefore valid output	,
	A7:A5		(1-1-1) Read Memory Number of Mo 000b: Mode bits are not supported	ode Bits
241H	A15:A8	03H	(1-1-1) Read Memory Opcode	
242H	A20:A16	08H	(1-1-1) Read Memory at Higher Speed Number of Wait states (dummy clocks) needed before valid output 01000: 8 clocks (8 bits) of dummy cycle (1-1-1) Read Memory at Higher Speed Number of Mode Bits	
	A23:A21		000b: Mode bits are not supported	
243H	A31:A24	0BH	(1-1-1) Read Memory at Higher Speed Opcode	
244H	A7:A0	FFH	Reserved. Bits default to all 1's.	
245H	A15:A8	FFH	Reserved. Bits default to all 1's.	
246H	A23:A16	FFH	Reserved. Bits default to all 1's.	
247H	A31:A24	FFH	Reserved. Bits default to all 1's.	
248H	A7:A0	FFH	Security ID size in bytes	
249H	A15:A8	07H	Security ID Range Unique ID 0000H-000FH (preprogrammed at factory) User-programmable 0010H-07FFH	
			O3CI-programmable	001011-071111
24AH	A23:A16	FFH	Reserved. Bits default to all 1's.	
24BH	A31:A24	FFH	Reserved. Bits default to all 1's.	

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKiT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5540-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA**Tel: 408-735-9110
Tel: 408-436-4270 **Canada - Toronto** 

Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

**China - Chengdu** Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Microchip:

<u>SST26VF020A-80E/MF</u> <u>SST26VF020A-80E/SN</u> <u>SST26VF020AT-80E/MF</u> <u>SST26VF020AT-80E/SN</u> <u>S</u>