

150 μ V Maximum Offset Voltage Op Amp

OP07D

FEATURES

Low offset voltage: 150 µV max Input offset drift: 1.5 µV/°C max Low noise: 0.25 µV p-p High gain CMRR and PSRR: 115 dB min Low supply current: 1.1 mA Wide supply voltage range: ±4 V to ±18 V operation

APPLICATIONS

Medical and industrial instrumentation Sensors and controls Thermocouple RTDs Strain bridges Shunt current measurements Precision filters

GENERAL DESCRIPTION

The OP07D is a precision, ultralow offset amplifier. It integrates low power (1.1 mA typical), low input bias current (\pm 1 nA maximum), and high CMRR/PSRR (130 dB) in the small DIP package. Operation is fully specified from \pm 5 V to \pm 15 V supply.

The OP07D provides higher accuracy than industry-standard OP07-type amplifiers due to Analog Devices' iPolar^{**} process, which supports enhanced performance in a smaller footprint. These performance enhancements include wider output swing, lower power, and higher CMRR (common-mode rejection ratio) and PSRR (power supply rejection ratio). The OP07D maintains stability of offsets and gain virtually regardless of variations in time or temperature. Excellent linearity and gain accuracy can be maintained at high closed-loop gains.

The OP07D is fully specified over the extended industrial temperature range of -40°C to +125°C. The OP07D amplifier is available in 8-lead DIP and the popular 8-lead, narrow SOIC lead-free packages.

PIN CONFIGURATIONS




Figure 1.8-Lead SOIC_N (R-8), 8-Lead DIP (N-8)

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 © 2005–2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Pin Configurations	1
Revision History	2
Specifications	

Absolute Maximum Ratings	5
Thermal Resistance	5
ESD Caution	5
Typical Performance Characteristics	6
Outline Dimensions	13
Ordering Guide	14

REVISION HISTORY

2/11-Rev. 0 to Rev. A

Changes to Output Voltage Swing Parameter	4
Changes to Figure 42 1	2
Updated Outline Dimensions 1	13
Changes to Ordering Guide 1	4

12/05—Revision 0: Initial Version

SPECIFICATIONS

 $\rm V_{S}$ = ±5.0 V, $\rm T_{A}$ = 25°C, unless otherwise specified.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{os}			40	150	μV
		$0^{\circ}C \le T_{A} \le 70^{\circ}C$			250	μV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			350	μV
Input Bias Current	l _B			0.2	1	nA
	в	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			1	nA
Input Offset Current	I _{os}			0.1	1	nA
	05	$-40^{\circ}C \le T_A \le +125^{\circ}C$			1	nA
Input Voltage Range		n n	-3.5		+3.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 3 V$	120	127		dB
-		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	120			dB
Open-Loop Gain	A _{vo}	$R_L = 2 k\Omega$ to ground, $V_O = \pm 3 V$	1000	10,000		V/mV
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	1000			V/mV
Offset Voltage Drift	$\Delta V_{os} / \Delta T$	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$		0.5	1.8	μV/°C
	03	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		0.5	1.4	μV/°C
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V _{out}	$R_{l} = 10 \text{ k}\Omega$ to ground	±3.95	±4.1		V
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	±3.95			V
		$R_L = 2 k\Omega$ to ground	±3.9	±4		V
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	±3.9			V
Short-Circuit Current	I _{sc}			27		mA
Output Current	Ι _ο	$V_{0} = 3.5 V$		15		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 4.0 \text{ V} \text{ to } \pm 18.0 \text{ V}$	115	130		dB
		$0^{\circ}C \le T_{A} \le 70^{\circ}C$	115			dB
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	110			dB
Supply Current/Amplifier	I _{SY}	$V_{\rm O} = 0 V$		1.1	1.25	mA
		$0^{\circ}C \le T_{A} \le 70^{\circ}C$			1.45	mA
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			1.75	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \ k\Omega$		0.2		V/µs
Gain Bandwidth Product	GBP			0.6		MHz
Phase Margin				80		Degree
NOISE PERFORMANCE						
Voltage Noise	e _{n p-p}	0.1 Hz to 10 Hz		0.28		μV р-р
Voltage Noise Density	en	f = 1 kHz		10		nV/√Hz
Current Noise Density	i _n	f = 1 kHz		0.074		pA/√Hz

 $\rm V_{\rm S}$ = ±15 V, $\rm T_{\rm A}$ = 25°C, unless otherwise specified.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{os}			45	150	μV
		$0^{\circ}C \le T_{A} \le 70^{\circ}C$			250	μV
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			350	μV
Input Bias Current	I _B			0.2	1	nA
	в	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			1	nA
Input Offset Current	I _{os}			0.2	1	nA
	.05	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		0.1	1	nA
Input Voltage Range			-13.5		+13.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13.0 V$	120	140	115.5	dB
	Civilia	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	120	110		dB
Open-Loop Gain	A _{vo}	$R_L = 2 k\Omega$ to ground, $V_0 = \pm 11 V$	1000	10,000		V/mV
	· .vo	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	1000	,		V/mV
Offset Voltage Drift	$\Delta V_{os} / \Delta T$	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$	1000	0.5	2.5	μV/°C
Sinset Voltage Dint		$-40^{\circ}C \le T_A \le +125^{\circ}C$		0.5	1.5	μV/°C
OUTPUT CHARACTERISTICS		-40 C $\leq T_A \leq +125$ C		0.5	1.5	μν/ C
Output Voltage Swing	V _{out}	$R_{i} = 10 k\Omega$ to ground	±13.95	±14		v
Output voltage swing	♥ OUT	$-40^{\circ}C \le T_A \le +125^{\circ}C$	±13.95	±14		v
		$R_1 = 2 k\Omega$ to ground	±13.75	±13.8		v
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	±13.75	±15.0		v
Short-Circuit Current	I _{sc}		±15.7	30		mA
Output Current	I _o	$V_{0} = 13.5 V$		15		mA
POWER SUPPLY	' 0	v ₀ = 13.5 v		15		111/ \
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 4.0 \text{ V to } \pm 18.0 \text{ V}$	115	130		dB
Fower Supply Rejection Ratio	FJNN	$0^{\circ}C \le T_{A} \le 70^{\circ}C$	115	130		dB
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	110			dB
Supply Current/Amplifier		$V_0 = 0V$	110	1.1	1.3	mA
Supply current/Ampliner	I _{SY}	$0^{\circ}C \le T_{A} \le 70^{\circ}C$		1.1	1.55	mA
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			1.85	mA
DYNAMIC PERFORMANCE					ده. ۱	
Slew Rate	SR	$R_1 = 10 k\Omega$		0.2		V/µs
Gain Bandwidth Product	GBP			0.2		ν/μs MHz
Phase Margin	GDF			0.8 80		Degree
NOISE PERFORMANCE				00		Degree
		0.1 Hz to 10 Hz		0.25		11/1 7 7
Voltage Noise Voltage Noise Density	e _{n p-p}	f = 1 kHz		0.25 10		μV p-p
Voltage Noise Density	e _n					nV/√Hz
Current Noise Density	i _n	f = 1 kHz		0.074		pA/√Hz

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	±18 V
Input Voltage	±V supply
Differential Input Voltage	±0.7 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	+300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4.


Package Type	θ _{JA}	θ,	Unit
8-Lead DIP (N-8)	103	43	°C/W
8-Lead SOIC (R-8)	158	43	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS






Figure 4. Number of Amplifiers vs. TCV_{OS}







Figure 5. Number of Amplifiers vs. TCV_{os}












Figure 11. Negative Output Voltage Swing vs. Temperature




Figure 9. Positive Output Voltage Swing vs. Temperature




Figure 10. Positive Output Voltage Swing vs. Temperature




Figure 12. Negative Output Voltage Swing vs. Temperature





Figure 13. Input Bias Current vs. Temperature

0P07D








Figure 15. CMRR vs. Temperature





Figure 16. Open-Loop Gain vs. Temperature








Figure 18. Short-Circuit Current vs. Temperature




Figure 19. Supply Current vs. Supply Voltage




Figure 20. Output Voltage Swing vs. Load Current




Figure 21. Output Voltage Swing vs. Load Current




Figure 22. Open-Loop Gain and Phase vs. Frequency




Figure 23. Closed-Loop Gain vs. Frequency




Figure 24. Closed-Loop Gain vs. Frequency






Figure 25. Overshoot vs. Capacitive Load








Figure 28. PSRR vs. Frequency




Figure 29. Output Impedance vs. Frequency




Figure 30. Output Impedance vs. Frequency




Figure 31. Voltage Noise Density vs. Frequency






Figure 32. Current Noise Density vs. Frequency








Figure 33. Small-Signal Transient






Figure 36. Positive Overload Recovery








Figure 34. Large-Signal Transient

0P07D





Figure 38. Positive Overload Recovery






Figure 39. Negative Overload Recovery




Figure 42. Optional Offset Nulling Circuit





Figure 40. No Phase Reversal

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

> Figure 44. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)

070606-A

Dimensions shown in inches and (millimeters)

0P07D

ORDERING GUIDE

ONDERING SOIDE				
Model ¹	Temperature Range	Package Description	Package Option	
OP07DNZ	-40°C to +125°C	8-Lead PDIP	N-8	
OP07DRZ	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP07DRZ-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
OP07DRZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	

 1 Z = RoHS Compliant Part.

NOTES

NOTES

© 2005–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05867–0–2/11(A)



www.analog.com