













TPS7A4501, TPS7A4515, TPS7A4518, TPS7A4525, TPS7A4533

SLVS720F - JUNE 2008 - REVISED NOVEMBER 2015

TPS7A45xx Low-Noise Fast-Transient-Response 1.5-A Low-Dropout Voltage Regulators

Features

Optimized for Fast Transient Response

Output Current: 1.5 A

High Output Voltage Accuracy: 1% at 25°C

Dropout Voltage: 300 mV

Low Noise: 35 μ V_{RMS} (10 Hz to 100 kHz)

High Ripple Rejection: 68 dB at 1 kHz

1-mA Quiescent Current

No Protection Diodes Needed

Controlled Quiescent Current in Dropout

Fixed Output Voltages: 1.5 V, 1.8 V, 2.5 V, 3.3 V

Adjustable Output from 1.21 V to 20 V (TPS7A4501 Only)

Less Than 1-µA Quiescent Current in Shutdown

Stable With 10-µF Ceramic Output Capacitor


Reverse-Battery Protection

Reverse Current Protection

Applications

- Industrial
- Wireless Infrastructure
- Radio-Frequency Systems

Simplified Schematic



3 Description

The TPS7A45xx devices are low-dropout (LDO) regulators optimized for fast transient response. The device can supply 1.5 A of output current with a dropout voltage of 300 mV. Operating quiescent current is 1 mA, dropping to less than 1 µA in shutdown. Quiescent current is well controlled; it does not rise in dropout as with many other regulators. In addition to fast transient response, the TPS7A45xx regulators have very-low output noise, which makes them ideal for sensitive RF supply applications.

Output voltage range is from 1.21 to 20 V. The TPS7A45xx regulators are stable with output capacitance as low as 10 µF. Small ceramic capacitors can be used without the necessary addition of ESR as is common with other regulators. Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting, and reverse-current protection. The devices are available in fixed output voltages of 1.5 V, 1.8 V, 2.5 V, 3.3 V, and as an adjustable device with a 1.21-V reference voltage.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS7A45xx	SOT-223 (6)	6.50 mm × 7.06 mm		
	TO-263 (5)	10.16 mm × 15.24 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Dropout Voltage vs Output Current






Table of Contents

1	Features 1		8.4 Device Functional Modes	16
2	Applications 1	9	Application and Implementation	17
3	Description 1		9.1 Application Information	17
4	Revision History2		9.2 Typical Applications	18
5	Device Comparison Table	10	Power Supply Recommendations	22
6	Pin Configuration and Functions	11	Layout	22
7	Specifications4		11.1 Layout Guidelines	22
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	23
	7.2 ESD Ratings		11.3 Thermal Considerations	24
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	26
	7.4 Thermal Information		12.1 Related Links	26
	7.5 Electrical Characteristics		12.2 Community Resources	26
	7.6 Typical Characteristics		12.3 Trademarks	26
8	Detailed Description		12.4 Electrostatic Discharge Caution	26
•	8.1 Overview		12.5 Glossary	26
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	26
	8.3 Feature Description		Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (August 2014) to Revision F	Page
•	Corrected the body sizes listed for the packages	1
•	Moved T _{stg} to Absolute Maximum Ratings table and changed Handling Ratings to ESD Ratings table	4
•	Relocated Thermal Considerations and Calculating Junction Temperature to Layout	24
•	Added Community Resources	26
CI	nanges from Revision D (August 2011) to Revision E Added Handling Rating table, Feature Description section, Device Functional Modes, Application and	Page
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
CI	nanges from Revision C (December 2010) to Revision D	Page
•	Replaced the Dissipation Ratings table with the Thermal Information table	5



5 Device Comparison Table

DEVICE	OUTPUT VOLTAGE	PIN 5
TPS7A4501	Adjustable	ADJ
TPS7A4515	1.5 V	SENSE
TPS7A4518	1.8 V	SENSE
TPS7A4525	2.5 V	SENSE
TPS7A4533	3.3 V	SENSE

6 Pin Configuration and Functions



Pin Functions

	FIII I UIICUOIIS					
	PIN	DESCRIPTION				
NO.	NAME					
1	SHDN	Shutdown. SHDN is used to put the TPS7A45xx regulators into a low-power shutdown state. The output is off when SHDN is pulled low. SHDN can be driven by 5-V logic, 3-V logic or open-collector logic with a pullup resistor. The pullup resistor is required to supply the pullup current of the open-collector gate, normally several microamperes, and SHDN current, typically 3 µA. If unused, SHDN must be connected to V _{IN} . The device is in the low-power shutdown state if SHDN is not connected.				
2	IN	Input. Power is supplied to the device through IN. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor (ceramic) in the range of 1 μ F to 10 μ F is sufficient. The TPS7A45xx regulators are designed to withstand reverse voltages on IN with respect to ground and on OUT. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device acts as if there is a diode in series with its input. There is no reverse current flow into the regulator, and no reverse voltage appears at the load. The device protects both itself and the load.				
3	GND	Ground. For the KTT package, the exposed thermal pad is connected to GND and must be soldered to the PCB for rated thermal performance.				
4	OUT	Output. The output supplies power to the load. A minimum output capacitor (ceramic) of 10 µF is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients.				
5	ADJ	Adjust. For the adjustable version only (TPS7A4501), this is the input to the error amplifier. ADJ is internally clamped to ±7 V. It has a bias current of 3 µA that flows into the pin. ADJ voltage is 1.21 V referenced to ground, and the output voltage range is 1.21 V to 20 V.				
5	SENSE	Sense. For fixed-voltage versions (TPS7A4515, TPS7A4518, TPS7A4525, and TPS7A4533), SENSE is the input to the error amplifier. Optimum regulation is obtained at the point where SENSE is connected to the OUT pin of the regulator. In critical applications, small voltage drops are caused by the resistance (R _P) of PCB traces between the regulator and the load. These may be eliminated by connecting SENSE to the output at the load as shown in Figure 32. Note that the voltage drop across the external PCB traces adds to the dropout voltage of the regulator. SENSE bias current is 600 µA at the rated output voltage. SENSE can be pulled below ground (as in a dual supply system in which the regulator load is returned to a negative supply) and still allow the device to start and operate.				
6	GND	Ground. DCQ package only.				

Copyright © 2008–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating virtual-junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT	
	IN	-20	20		
	OUT	-20	20		
Input voltage V	Input-to-output differential (2)	-20	20	\/	
Input voltage, V _{IN}	SENSE	-20	20	V	
	ADJ	-7	7		
	SHDN	-20	20		
Output short-circuit duration, t _{sho}	t		Indefinite		
Maximum lead temperature (10-s soldering time), T _{lead}			300	°C	
Maximum junction temperature, T _{JMAX}			150	°C	
Storage temperature, T _{stg}		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to conditions beyond the recommended operating maximum for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	\ <u>'</u>	
	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Input voltage range ⁽¹⁾	$V_{OUT} + V_{DO}$	20	V
V_{IH}	SHDN high-level input voltage	2	20	V
V _{IL}	SHDN low-level input voltage		0.25	V
T_{J}	Recommended operating junction temperature range	-40	125	°C

TPS7A4501, TPS7A4515, and TPS7A4518 may require a higher minimum input voltage under some output voltage/load conditions as indicated under Electrical Characteristics.

⁽²⁾ Absolute maximum input-to-output differential voltage cannot be achieved with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 20 V, the OUT pin may not be pulled below 0 V. The total measured voltage from IN to OUT can not exceed ±20 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 1000 V may actually have higher performance.



7.4 Thermal Information

		TPS7	TPS7A45xx		
	THERMAL METRIC (1) (2)	KTT (TO-263)	DCQ (SOT-223)	UNIT	
		5 PINS	6 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.0	50.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	43.0	31.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	17.4	5.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	3.9	1.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	9.4	5.0	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	0.3	_	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Over recommended operating temperature range $T_J = -40$ to 125°C (unless otherwise noted) (1)

	PARAMETER	TES	ST CONDITIONS	TJ	MIN	TYP (2)	MAX	UNIT
.,	NA:-:	$I_{LOAD} = 0.5 A$		25°C		1.9		V
V _{IN}	Minimum input voltage (3) (4)	$I_{LOAD} = 1.5 A$		Full range		2.1	2.5	V
			$V_{IN} = 2.21 \text{ V}, I_{LOAD} = 1 \text{ mA}$	25°C	1.485	1.5	1.515	
		TPS7A4515	V _{IN} = 2.5 V to 20 V, I _{LOAD} = 1 mA to 1.5 A	Full range	1.447	1.5	1.545	
			$V_{IN} = 2.3 \text{ V}, I_{LOAD} = 1 \text{ mA}$	25°C	1.782	1.8	1.818	
.,	Regulated output voltage ⁽⁵⁾	TPS7A4518	V _{IN} = 2.8 V to 20 V, I _{LOAD} = 1 mA to 1.5 A	Full range	1.737	1.8	1.854	V
V _{OUT}	Regulated output voltage V		$V_{IN} = 3 \text{ V}, I_{LOAD} = 1 \text{ mA}$	25°C	2.475	2.5	2.525	V
		TPS7A4525	V _{IN} = 3.5 V to 20 V, I _{LOAD} = 1 mA to 1.5 A	Full range	2.412	2.5	2.575	
		TPS7A4533	V _{IN} = 3.8 V, I _{LOAD} = 1 mA	25°C	3.266	3.3	3.333	i
			V _{IN} = 4.3 V to 20 V, I _{LOAD} = 1 mA to 1.5 A	Full range	3.2	3.3	3.4	
			$V_{IN} = 2.21 \text{ V}, I_{LOAD} = 1 \text{ mA}$	25°C	1.197	1.21	1.222	
V_{ADJ}	ADJ pin voltage (3) (5)	TPS7A4501	V _{IN} = 2.5 V to 20 V, I _{LOAD} = 1 mA to 1.5 A	Full range	1.174	1.21	1.246	V
		TPS7A4515	$\Delta V_{IN} = 2.21 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		2	6	
		TPS7A4518	$\Delta V_{IN} = 2.3 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		2.5	7	
	Line regulation	TPS7A4525	$\Delta V_{IN} = 3 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		3	10	mV
		TPS7A4533	$\Delta V_{IN} = 3.8 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		3.5	10	
		TPS7A4501 (3)	$\Delta V_{IN} = 2.21 \text{ V to } 20 \text{ V},$ $I_{LOAD} = 1 \text{ mA}$	Full range		1.5	3	

⁽¹⁾ The TPS7A45xx regulators are tested and specified under pulse load conditions such that T_J ≠ T_A. They are fully tested at T_A = 25°C. Performance at −40 and 125°C is specified by design, characterization, and correlation with statistical process controls.

⁽²⁾ For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

⁽²⁾ Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.

⁽³⁾ The TPS7A4501 is tested and specified for these conditions with the ADJ pin connected to the OUT pin.

⁽⁴⁾ For the TPS7A4501, TPS7A4515 and TPS7A4518, dropout voltages are limited by the minimum input voltage specification under some output voltage/load conditions.

⁽⁵⁾ Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.



Electrical Characteristics (continued)

Over recommended operating temperature range $T_J = -40$ to 125°C (unless otherwise noted) (1)

	PARAMETER	TES	ST CONDITIONS	TJ	MIN TYP (2)	MAX	UNIT
		TD074.4545	V _{IN} = 2.5 V,	25°C	2	9	
		TPS7A4515	$\Delta I_{LOAD} = 1$ mA to 1.5 A	Full range		18	
		TD074.4540	V _{IN} = 2.8 V,	25°C	2	10	
		TPS7A4518	$\Delta I_{LOAD} = 1$ mA to 1.5 A	Full range		20	
		TD074.4505	V _{IN} = 3.5 V,	25°C	2.5	15	
		TPS7A4525	$\Delta I_{LOAD} = 1$ mA to 1.5 A	Full range		30	
	Load regulation			25°C	3	20	mV
	•	TPS7A4533	$V_{IN} = 4.3 \text{ V},$ $\Delta I_{LOAD} = 1 \text{ mA to } 1.5 \text{ A}$	-40 to +85 °C		30	
				Full range		70	
				25°C	2	8	
		TPS7A4501 ⁽³⁾	$V_{IN} = 2.5 \text{ V},$ $\Delta I_{LOAD} = 1 \text{ mA to } 1.5 \text{ A}$	-40 to +85 °C		8	
				Full range		18	
				25°C	0.02	0.05	
	Dropout voltage ^{(4) (6) (7)} V _{IN} = V _{OUT(NOMINAL)}	I _{LOAD} = 1 mA		Full range		0.06	V
V_{DO}		I _{LOAD} = 100 mA		25°C	0.085	0.10	
				Full range		0.13	
v DO		I _{LOAD} = 500 mA		25°C	0.17	0.180	
				Full range		0.250	
		I _{LOAD} = 1.5 A		25°C	0.300	0.350	
				Full range		0.450	
		$I_{LOAD} = 0 \text{ mA}$		Full range	1	1.5	mA
	OND -: (7) (8)	I _{LOAD} = 1 mA		Full range	1.1	1.6	
I_{GND}	GND pin current ⁽⁷⁾ ⁽⁸⁾ V _{IN} = V _{OUT(NOMINAL)} + 1	$I_{LOAD} = 100 \text{ mA}$		Full range	3.3	3.5	
	IIV GOT(IVOIVIIIVAL)	$I_{LOAD} = 500 \text{ mA}$		Full range	15	17	
		$I_{LOAD} = 1.5 A$		Full range	80	90	
e _N	Output voltage noise	$C_{OUT} = 10 \mu F, I_{Li}$ $B_W = 10 Hz \text{ to } 10$		25°C	35		μV_{RMS}
I_{ADJ}	ADJ pin bias current (3) (9)			25°C	3	7	μΑ
	Shutdown threshold	V _{OUT} = OFF to C	N	Full range	0.9	2	V
	Shataown theshold	$V_{OUT} = ON \text{ to } OF$	F	Full range	0.25 0.75		V
1	SHDN pin current	$V \overline{SHDN} = 0 V$		25°C	0.01	1	
I _{SHDN}	Orion pin current	V _{SHDN} = 20 V		25°C	3	20	μA
	Quiescent current in shutdown	$V_{IN} = 6 \text{ V}, \text{ V} \overline{\text{SHDN}}$	ī = 0 V	25°C	0.01	1	μΑ
	Ripple rejection	$V_{IN} - V_{OUT} = 1.5$ $f_{RIPPLE} = 120 \text{ Hz}$	V (avg), $V_{RIPPLE} = 0.5 V_{P-P}$, $I_{LOAD} = 0.75 A$	25°C	68		dB
l ::=	Current limit	$V_{IN} = 7 \text{ V}, V_{OUT} = 7 \text{ V}$	= 0 V	25°C	2		۸
I _{LIMIT}	Current IIIIII	V _{IN} = V _{OUT(NOMIN}	_{IAL)} + 1	Full range	1.6	A	
$I_{\rm IL}$	Input reverse leakage current	$V_{IN} = -20 \text{ V}, V_{OL}$	_{JT} = 0 V	Full range		300	μΑ

Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In

dropout, the output voltage is equal to: $V_{IN} - V_{DROPOUT}$. To satisfy requirements for minimum input voltage, the TPS7A4501 is tested and specified for these conditions with an external resistor divider (two 4.12-kΩ resistors) for an output voltage of 2.4 V. The external resistor divider adds a 300-μA DC load on the output.

GND pin current is tested with V_{IN} = (V_{OUT(NOMINAL)} + 1 V) and a current source load. The GND pin current decreases at higher input voltages.

⁽⁹⁾ ADJ pin bias current flows into the ADJ pin.





Electrical Characteristics (continued)

Over recommended operating temperature range $T_J = -40$ to 125°C (unless otherwise noted) (1)


	PARAMETER	TES	T CONDITIONS	TJ	MIN TYP (2)	MAX	UNIT
I _{RO}	Reverse output current ⁽¹⁰⁾	TPS7A4515	$V_{OUT} = 1.5 \text{ V}, V_{IN} < 1.5 \text{ V}$	25°C	600	1000	
		TPS7A4518	$V_{OUT} = 1.8 \text{ V}, V_{IN} < 1.8 \text{ V}$	25°C	600	1000	
		TPS7A4525	$V_{OUT} = 2.5 \text{ V}, V_{IN} < 2.5 \text{ V}$	25°C	600	1000	μΑ
		TPS7A4533	$V_{OUT} = 3.3 \text{ V}, V_{IN} < 3.3 \text{ V}$	25°C	600	1000	
		TPS7A4501	V _{OUT} = 1.21 V, V _{IN} < 1.21 V	25°C	300	500	

⁽¹⁰⁾ Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin.



7.6 Typical Characteristics

Typical characteristics apply to all TPS7A45xx devices unless otherwise noted.





Typical characteristics apply to all TPS7A45xx devices unless otherwise noted.




Figure 11. TPS7A4533 Ground Current vs Input Voltage

Figure 12. TPS7A4533 Ground Current vs Input Voltage



Typical characteristics apply to all TPS7A45xx devices unless otherwise noted.




Figure 13. Ground Current vs Output Current




Figure 14. Quiescent Current in Shutdown vs Input Voltage




Figure 15. SHDN Pin Current (I_{SHDN}) vs Temperature




Figure 16. SHDN Pin Current (I_{SHDN}) vs SHDN Input Voltage





Figure 17. SHDN Threshold (OFF to ON) vs Temperature



 $I_{OUT} = 1 \text{ mA}$

Figure 18. SHDN Threshold (ON to OFF) vs Temperature



Typical characteristics apply to all TPS7A45xx devices unless otherwise noted.




Figure 19. ADJ Bias Current vs Temperature




Figure 20. Current Limit vs Input-to-Output Differential Voltage







Figure 21. Current Limit vs Temperature



 $T_J = 25^{\circ}C$ $V_{IN} = 0 V$ Current flows into OUT pin

Figure 22. Reverse Output Current vs Output Voltage





 $V_{IN} = 2.7 \text{ V}$

 $T_A = 25^{\circ}C$ $C_{OUT} = 10 \mu F (ceramic)$

Figure 24. Ripple Rejection vs Frequency

Typical characteristics apply to all TPS7A45xx devices unless otherwise noted.




Figure 25. Load Regulation vs Temperature






Figure 26. Output Noise Voltage vs Frequency




 V_{IN} = 4.3 V $$C_{IN}$ = 10 μF $$C_{OUT}$ = 10 μF (ceramic)

Figure 27. Load Transient Response



$$V_{IN}$$
 = 4.3 V C_{IN} = 10 μF C_{OUT} = 10 μF (ceramic)

Figure 28. Load Transient Response



 $C_{OUT} = 10 \mu F (ceramic)$

Figure 29. Line Transient Response




8 Detailed Description

8.1 Overview

The TPS7A45xx series are 1.5-A low-dropout regulators optimized for fast transient response. The devices are capable of supplying 1.5 A at a dropout voltage of 300 mV. The low operating quiescent current (1 mA) drops to less than 1 μ A in shutdown. In addition to the low quiescent current, the TPS7A45xx regulators incorporate several protection features that make them ideal for use in battery-powered systems. The devices are protected against both reverse input and reverse output voltages. In battery-backup applications where the output can be held up by a backup battery when the input is pulled to ground, the TPS7A45xx acts as if it has a diode in series with its output and prevents reverse current flow. Additionally, in dual-supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as (20 V – VIN) and still allow the device to start and operate.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Adjustable Operation

The TPS7A4501 has an adjustable output voltage range of 1.21 V to 20 V. The output voltage is set by the ratio of two external resistors as shown in Figure 30. The device maintains the voltage at the ADJ pin at 1.21 V referenced to ground. The current in R1 is then equal to (1.21 V/R1), and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3 μ A at 25°C, flows through R2 into the ADJ pin. The output voltage can be calculated using the formula shown in Equation 1. The value of R1 should be less than 4.17 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off, and the divider current is zero.

Copyright © 2008–2015, Texas Instruments Incorporated






Figure 30. Adjustable Operation

The output voltage can be set using the following equations:

$$V_{OUT} = 1.21V(1 + \frac{R2}{R1}) + I_{ADJ} \times R2$$
 (1)

$$V_{ADJ} = 1.21 \text{ V}$$
 (2)

$$I_{ADJ} = 3 \mu A \text{ at } 25^{\circ}C$$
 (3)

8.3.2 Fixed Operation

The TPS7A45xx can be used in a fixed voltage configuration. The SENSE/ADJ pin should be connected to OUT for proper operation. An example of this is shown in Figure 31. The TPS7A4501 can also be used in this configuration for a fixed output voltage of 1.21 V.




Figure 31. 3.3 to 2.5 V Regulator

During fixed voltage operation, the SENSE/ADJ pin can be used for a Kelvin connection if routed separately to the load. This allows the regulator to compensate for voltage drop across parasitic resistances (RP) between the output and the load. This becomes more crucial with higher load currents.




Figure 32. Kelvin Sense Connection



8.3.3 Overload Recovery

Like many IC power regulators, the TPS7A45xx has safe operating area protection. The safe area protection decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown.

When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During start up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short does not allow the output voltage to recover. Other regulators also exhibit this phenomenon, so it is not unique to the TPS7A45xx.

The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after the removal of a short circuit or when the shutdown pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.

8.3.4 Output Voltage Noise

The TPS7A45xx regulators have been designed to provide low output voltage noise over the 10-Hz to 100-kHz bandwidth while operating at full load. Output voltage noise is typically 35 nV/ $\sqrt{\text{Hz}}$ over this frequency bandwidth for the TPS7A4501 (adjustable version). For higher output voltages (generated by using a resistor divider), the output voltage noise is gained up accordingly. This results in RMS noise over the 10-Hz to 100-kHz bandwidth of 14 μ V_{RMS} for the TPS7A4501, increasing to 38 μ V_{RMS} for the TPS7A4533.

Higher values of output voltage noise may be measured when care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the TPS7A45xx. Power-supply ripple rejection must also be considered; the TPS7A45xx regulators do not have unlimited power-supply rejection and pass a small portion of the input noise through to the output.

8.3.5 Protection Features

The TPS7A45xx regulators incorporate several protection features which make them ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output voltages and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The input of the device withstands reverse voltages of 20 V. Current flow into the device is limited to less than 1 mA (typically less than 100 μ A), and no negative voltage appears at the output. The device protects both itself and the load. This provides protection against batteries that can be plugged in backward.

The output of the TPS7A45xx can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20 V. For fixed voltage versions, the output acts like a large resistor, typically 5 k Ω or higher, limiting current flow to typically less than 600 μ A. For adjustable versions, the output acts like an open circuit; no current flows out of the pin. If the input is powered by a voltage source, the output sources the short-circuit current of the device and protects itself by thermal limiting. In this case, grounding the \overline{SHDN} pin turns off the device and stops the output from sourcing the short-circuit current.

The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7 V without damaging the device. If the input is left open circuit or grounded, the ADJ pin acts like an open circuit when pulled below ground and like a large resistor (typically 5 $k\Omega$) in series with a diode when pulled above ground.

In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7-V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5 mA. For example, a resistor divider is used to provide a regulated 1.5-V output from the 1.21-V reference when the output is forced to 20 V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5 mA when the ADJ pin is at 7 V. The 13-V difference between OUT and ADJ divided by the 5-mA maximum current into the ADJ pin yields a minimum top resistor value of 2.6 k Ω .



In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open circuit.

When the IN pin of the TPS7A45xx is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current typically drops to less than 2 μ A. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the SHDN pin has no effect on the reverse output current when the output is pulled above the input.

8.4 Device Functional Modes

Table 1 shows the functional modes for the TPS7A45xx.

Table 1. Device Modes

SHDN	DEVICE STATE
Н	Regulated voltage
L	Shutdown



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some design considerations for implementing this device in various applications.

9.1.1 Output Capacitance and Transient Response

The TPS7A45xx regulators are designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 μ F with an ESR of 3 Ω or less is recommended to prevent oscillations. Larger values of output capacitance can decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the TPS7A45xx, increase the effective output capacitor value.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit strong voltage and temperature coefficients. When used with a 5-V regulator, a 10- μ F Y5V capacitor can exhibit an effective value as low as 1 μ F to 2 μ F over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.


Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients.

Copyright © 2008–2015, Texas Instruments Incorporated

Submit Documentation Feedback

9.2 Typical Applications

9.2.1 Adjustable Output Operation



NOTE: All capacitors are ceramic.

Figure 33. Adjustable Output Voltage Operation

9.2.1.1 Design Requirements

Table 2 shows the design requirements.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage (V _{IN})	5.0 V
Output voltage (V _{OUT})	2.5 V
Output current (I _{OUT})	0 to 1 A
Load regulation	1%

9.2.1.2 Detailed Design Procedure

The TPS7A4501 has an adjustable output voltage range of 1.21 to 20 V. The output voltage is set by the ratio of two external resistors R1 and R2 as shown in Figure 33. The device maintains the voltage at the ADJ pin at 1.21 V referenced to ground. The current in R1 is then equal to (1.21 V/R1), and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3 μ A at 25°C, flows through R2 into the ADJ pin. The output voltage can be calculated using Equation 5.

$$V_{OUT} = 1.21V(1 + \frac{R2}{R1}) + I_{ADJ} \times R2$$
 (5)

The value of R1 should be less than 4.17 k Ω to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off, and the divider current is zero. For an output voltage of 2.50 V, R1 will be set to 4.0 k Ω . R2 is then found to be 4.22 k Ω using the equation above.

$$V_{\text{OUT}} = 1.21V(1 + \frac{4.22k\Omega}{4.0k\Omega}) + 3\mu A \times 4.22k\Omega$$
 (6)

$$V_{OUT} = 2.50 \text{ V}$$
 (7)

The adjustable device is tested and specified with the ADJ pin tied to the OUT pin for an output voltage of 1.21 V. Specifications for output voltages greater than 1.21 V are proportional to the ratio of the desired output voltage to 1.21 V: $V_{OUT}/1.21$ V. For example, load regulation for an output current change of 1 mA to 1.5 A is –2 mV (typ) at $V_{OUT} = 1.21$ V. At $V_{OUT} = 2.50$ V, the typical load regulation is:

$$(2.50 \text{ V}/1.21 \text{ V})(-2 \text{ mV}) = -4.13 \text{ mV}$$
 (8)

Figure 34 shows the actual change in output is about 3 mV for a 1-A load step. The maximum load regulation at 25° C is -8 mV. At $V_{OUT} = 2.50$ V, the maximum load regulation is:

$$(2.50 \text{ V/1.21 V})(-8 \text{ mV}) = -16.53 \text{ mV}$$
 (9)

Because 16.53 mV is only 0.7% of the 2.5 V output voltage, the load regulation will meet the design requirements.



9.2.1.3 Application Curve





Figure 34. 1-A Load Transient Response

9.2.2 Paralleling Regulators for Higher Output Current



NOTE: All capacitors are ceramic.

Figure 35. Paralleling Regulators for Higher Output Current

9.2.2.1 Design Requirements

Table 3 shows the design requirements.

Table 3. Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage (V _{IN})	6.0 V
Output voltage (V _{OUT})	3.3 V
Output current (I _{OUT})	3.0 A

9.2.2.2 Detailed Design Procedure

In an application requiring higher output current, an adjustable output regular can be placed in parallel with a fixed output regulator to increase the current capacity. Two sense resistors and a comparator can be used to control the feedback loop of the adjustable regulator in order to balance the current between the two regulators.

In Figure 35 resistors R1 and R2 are used to sense the current flowing into each regulator and should have a very low resistance to avoid unnecessary power loss. R1 and R2 should have the same value and a tolerance of 1% or better so the current is shared equally between the regulators. For this example, a value of 0.01 Ω will be used.



The TLV3691 rail-to-rail nanopower comparator output will alternate between VIN and GND depending on the currents flowing into each of the two regulators. To design this control circuit, begin by looking at the case where the two output currents are approximately equal and the comparator output is low. In this case, the output of the TPS7A4501 should be set the same as the fixed voltage regulator. The TPS7A4533 has a 3.3 V fixed output, so this will be the set point for the adjustable regulator. Begin by selecting a R7 value less than 4.17 k Ω . In this example, 3.3 k Ω will be used. R5 will need to have a high resistance to satisfy Equation 14, for this example 100 k Ω was chosen. Then find the parallel resistance of R5 and R7 since they are both connected from the ADJ pin to GND using Equation 10.

$$(R5 \mid |R7) = \frac{R5 \times R7}{R5 + R7} = 3.19 k\Omega$$
 (10)

Once the R5 and R7 parallel resistance in calculated, the value for R6 can be found using Equation 11.

$$R6 = \frac{V_{OUT}}{1.22V}(R5 | |R7) - (R5 | |R7)$$
(11)

$$R6 = \frac{3.3V}{1.22V} (3.19k\Omega) - (3.19k\Omega)$$
(12)

$$R6 = 5.45 \text{ k}\Omega \tag{13}$$

In the case where the TPS7A4533 is sourcing more current than TPS7A4501, the comparator output will go high. This will lower the voltage at the ADJ pin causing the TPS7A4501 to try and raise the output voltage by sourcing more current. The TPS7A4533 will then react by sourcing less current to try and keep the output from rising. When the current through the TPS7A4533 becomes less than the TPS7A4501, the comparator output will return to GND. In order for this to happen, Equation 14 must be satisfied:

$$V_{IN}\left(\frac{R7}{R5+R7}\right) + \left(V_{IN} - V_{OUT}\right)\left(\frac{R6}{R5+R6}\right) < Vref \tag{14}$$

$$6V\left(\frac{3.3k\Omega}{100k\Omega + 3.3k\Omega}\right) + (2.7V)\left(\frac{5.45k\Omega}{100k\Omega + 5.45k\Omega}\right) < 1.21V$$
(15)

$$0.19 \text{ V} + 0.14 \text{ V} < 1.21 \text{ V}$$
 (16)

$$0.33 \text{ V} < 1.21 \text{ V}$$
 (17)

9.2.2.3 Application Curve




Figure 36. Parallel Regulators Sharing Load Current



10 Power Supply Recommendations

The device is designed to operate with an input voltage supply up to 20 V. The minimum input voltage should provide adequate headroom greater than the dropout voltage in order for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

11 Layout

11.1 Layout Guidelines


- 1. For best performance, all traces should be as short as possible.
- 2. Use wide traces for IN, OUT, and GND to minimize the parasitic electrical effects.
- 3. A minimum output capacitor of 10 μF with an ESR of 3 Ω or less is recommended to prevent oscillations. X5R and X7R dielectrics are preferred.
- 4. Place the Output Capacitor as close as possible to the OUT pin of the device.
- 5. The tab of the DCQ package should be connected to ground.
- 6. The exposed thermal pad of the KTT package should be connected to a wide ground plane for effective heat dissipation.

Submit Documentation Feedback

Copyright © 2008–2015, Texas Instruments Incorporated




11.2 Layout Example



O Via to GND Plane

Figure 37. TO-263 Layout Example (KTT)

Layout Example (continued)



0

The power handling capability of the device is limited by the recommended maximum operating junction temperature (125°C). The power dissipated by the device is made up of two components:

Figure 38. SOT-223 Layout Example (DCQ)

- 1. Output current multiplied by the input/output voltage differential: I_{OUT} (V_{IN} V_{OUT})
- 2. GND pin current multiplied by the input voltage: $I_{GND}V_{IN}$

The GND pin current can be found using the GND pin current graphs in *Typical Characteristics*. Power dissipation is equal to the sum of the two components listed above.

The TPS7A45xx series regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the recommended maximum operating junction temperature is 125°C. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface-mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PCB and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

Submit Documentation Feedback

11.3 Thermal Considerations



Thermal Considerations (continued)

Table 4 lists thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on 1/16-inch FR-4 board with 1-oz copper.

Table 4. Thermal Data (KTT Package, 5-Pin TO-263)

COPPE	R AREA	BOARD AREA	THERMAL RESISTANCE (JUNCTION TO AMBIENT)				
TOPSIDE (1)	BACKSIDE	BOARD AREA					
2500 mm ²	2500 mm ²	2500 mm ²	23°C/W				
1000 mm ²	2500 mm ²	2500 mm ²	25°C/W				
125 mm ²	2500 mm ²	2500 mm ²	33°C/W				

⁽¹⁾ Device is mounted on topside.

11.3.1 Calculating Junction Temperature

Example: Given an output voltage of 3.3 V, an input voltage range of 4 to 6 V, an output current range of 0 to 500 mA, and a maximum ambient temperature of 50°C, what is the operating junction temperature?

The power dissipated by the device is equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$$

where

- I_{OUT(MAX)} = 500 mA
- V_{IN(MAX)} = 6 V

•
$$I_{GND}$$
 at $(I_{OUT} = 500 \text{ mA}, V_{IN} = 6 \text{ V}) = 10 \text{ mA}$ (18)

So,

$$P = 500 \text{ mA} \times (6 \text{ V} - 3.3 \text{ V}) + 10 \text{ mA} \times 6 \text{ V} = 1.41 \text{ W}$$
 (19)

Using a KTT package, the thermal resistance is in the range of 23°C/W to 33°C/W, depending on the copper area. So the junction temperature rise above ambient is approximately equal to:

$$1.41 \text{ W} \times 28^{\circ}\text{C/W} = 39.5 ^{\circ}\text{C}$$
 (20)

The junction temperature rise can then be added to the maximum ambient temperature to find the operating junction temperature (T_J):

$$T_{J} = 50^{\circ}\text{C} + 39.5^{\circ}\text{C} = 89.5^{\circ}\text{C}$$
 (21)



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS7A4501	Click here	Click here	Click here	Click here	Click here
TPS7A4515	Click here	Click here	Click here	Click here	Click here
TPS7A4518	Click here	Click here	Click here	Click here	Click here
TPS7A4525	Click here	Click here	Click here	Click here	Click here
TPS7A4533	Click here	Click here	Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A4501DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4501	Samples
TPS7A4501DCQT	ACTIVE	SOT-223	DCQ	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4501	Sample
TPS7A4501KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4501	Sample
TPS7A4515DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4515	Sample
TPS7A4515DCQT	ACTIVE	SOT-223	DCQ	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		PS7A4515	Sample
TPS7A4515KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4515	Sample
TPS7A4518DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4518	Sample
TPS7A4518DCQT	ACTIVE	SOT-223	DCQ	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		PS7A4518	Sample
TPS7A4518KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4518	Sample
TPS7A4518KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4518	Sample
TPS7A4525DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4525	Sample
TPS7A4525DCQT	ACTIVE	SOT-223	DCQ	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR		PS7A4525	Sample
TPS7A4525KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4525	Sample
TPS7A4533DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS7A4533	Sample
TPS7A4533DCQT	ACTIVE	SOT-223	DCQ	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR -40 to 125		PS7A4533	Sample
TPS7A4533KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TPS7A4533	Sample

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

6-Feb-2020

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A4501DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4501DCQT	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4501KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TPS7A4515DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4515DCQT	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4515KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TPS7A4518DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4518DCQT	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4518KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TPS7A4525DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4525DCQT	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4525KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TPS7A4533DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4533DCQT	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS7A4533KTTR	DDPAK/	KTT	5	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2



PACKAGE MATERIALS INFORMATION

www.ti.com 24-Apr-2020

Device		Package Drawing	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TO-263										



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A4501DCQR	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS7A4501DCQT	SOT-223	DCQ	6	250	223.0	270.0	35.0
TPS7A4501KTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A4515DCQR	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS7A4515DCQT	SOT-223	DCQ	6	250	180.0	180.0	85.0
TPS7A4515KTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A4518DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS7A4518DCQT	SOT-223	DCQ	6	250	223.0	270.0	35.0
TPS7A4518KTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A4525DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS7A4525DCQT	SOT-223	DCQ	6	250	180.0	180.0	85.0
TPS7A4525KTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A4533DCQR	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS7A4533DCQT	SOT-223	DCQ	6	250	180.0	180.0	85.0
TPS7A4533KTTR	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension in inches.
- Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
- Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.



DCQ (R-PDSO-G6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.



KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC T0—263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.

 Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated