

SCLS064E - NOVEMBER 1988 - REVISED AUGUST 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I_{CC}



	_			
1A [1	U	14] v _{cc}
1B [2		13] 4B
1Y [3		12] 4A
2A [4		11] 4Y
2B 🛛	5		10] 3B
2Y [6		9] 3A
GND [7		8	3Y

- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible



NC - No internal connection

description/ordering information

The 'HCT32 devices contain four independent 2-input OR gates. They perform the Boolean function $Y = \overline{\overline{A} \bullet \overline{B}}$ or Y = A + B in positive logic.

	•••												
TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING									
	PDIP – N	Tube of 25	SN74HCT32N	SN74HCT32N									
−40°C to 85°C		Tube of 50	SN74HCT32D										
	SOIC – D	Reel of 2500	SN74HCT32DR	HCT32									
		Reel of 250	SN74HCT32DT										
	SOP – NS	Reel of 2000	SN74HCT32NSR	HCT32									
	SSOP – DB	Reel of 2000	SN74HCT32DBR	HT32									
		Tube of 90	SN74HCT32PW										
	TSSOP – PW	Reel of 2000	SN74HCT32PWR	HT32									
		Reel of 250	SN74HCT32PWT										
	CDIP – J	Tube of 25	SNJ54HCT32J	SNJ54HCT32J									
–55°C to 125°C	CFP – W	Tube of 150	SNJ54HCT32W	SNJ54HCT32W									
	LCCC – FK	Tube of 55	SNJ54HCT32FK	SNJ54HCT32FK									

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCLS064E - NOVEMBER 1988 - REVISED AUGUST 2003

FUN	FUNCTION TABLE (each gate)									
INP	INPUTS OUTPUT									
A	В	Y								
Н	Х	Н								
Х	Н	Н								
L	L	L								

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2):	ee Note 1)	±20 mA ±20 mA ±25 mA ±50 mA 86°C/W 96°C/W 80°C/W 76°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN	N54HCT32	SN	174HCT3	2	UNIT
			MIN	NOM MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5 💉 5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2	M	2			V
VIL	Low-level input voltage	V_{CC} = 4.5 V to 5.5 V		0.8			0.8	V
VI	Input voltage		0	Vcc	0		VCC	V
VO	Output voltage		0	S Vcc	0		VCC	V
$\Delta t/\Delta v$	Input transition rise/fall time		C	500			500	ns
Τ _Α	Operating free-air temperature		-55	125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS064E - NOVEMBER 1988 - REVISED AUGUST 2003

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	•	•

PARAMETER	TEST CO	NDITIONS	Vee	Т	'A = 25°C	;	SN54H	ICT32	SN74HCT32		UNIT
FARAIWIETER	TEST CO		Vcc		TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VOH	$V_{I} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VОН	VI = VIH OI VIL	I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		v
Ve	$\lambda = \lambda = 0$	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	V_{OL} $V_{I} = V_{IH} \text{ or } V_{IL}$		4.5 V		0.17	0.26		0.4		0.33	v
li li	$V_I = V_{CC} \text{ or } 0$		5.5 V		±0.1	±100	4	±1000		±1000	nA
ICC	$V_I = V_{CC} \text{ or } 0,$	I <mark>O</mark> = 0	5.5 V			2	(C)	40		20	μΑ
∆ICC‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4	QOA	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10	Y	10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	Т	ן = 25°C	;	SN54HCT32	SN74HCT32	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	
÷.	A or B	V	4.5 V		15	24	35	30	
^t pd	AUID	T	5.5 V		13	22	32	27	ns
• .		v	4.5 V		9	15	22	19	
^t		ř	5.5 V		8	14	20	17	ns

operating characteristics, T_{A} = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance per gate	No load	20	pF



SCLS064E - NOVEMBER 1988 - REVISED AUGUST 2003



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_Q = 50 Ω, t_r = 6 ns, t_f = 6 ns.
 - C. The outputs are measured one at a time with one input transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74HCT32D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT32	Samples
SN74HCT32DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32DT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32N	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT32N	Samples
SN74HCT32NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT32	Samples
SN74HCT32PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT32	Samples
SN74HCT32PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	HT32	Samples
SN74HCT32PWT	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT32	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



24-Aug-2018

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT32DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT32DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
SN74HCT32DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT32DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT32DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCT32NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HCT32PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT32PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT32PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Dec-2018



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT32DR	SOIC	D	14	2500	333.2	345.9	28.6
SN74HCT32DR	SOIC	D	14	2500	364.0	364.0	27.0
SN74HCT32DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74HCT32DRG4	SOIC	D	14	2500	333.2	345.9	28.6
SN74HCT32DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HCT32NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74HCT32PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74HCT32PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74HCT32PWT	TSSOP	PW	14	250	367.0	367.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated