## FEATURES

$<1 \mathrm{pC}$ charge injection over full signal range
1.5 pF off capacitance

33 V supply range
$120 \Omega$ on resistance
Fully specified at $\pm 15 \mathrm{~V} /+12 \mathrm{~V}$
3 V logic-compatible inputs
Rail-to-rail operation
Break-before-make switching action
28-lead TSSOP and 32 -lead, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ LFCSP

## APPLICATIONS

Audio and video routing
Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Communication systems

## GENERAL DESCRIPTION

The ADG1206 and ADG1207 are monolithic $i$ CMOS ${ }^{\star}$ analog multiplexers comprising sixteen single channels and eight differential channels, respectively. The ADG1206 switches one of sixteen inputs to a common output, as determined by the 4 -bit binary address lines A0, A1, A2, and A3. The ADG1207 switches one of eight differential inputs to a common differential output, as determined by the 3-bit binary address lines A0, A1, and A2. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched off. When on, each channel conducts equally well in both directions and has an input signal range that extends to the supplies.

The industrial CMOS (iCMOS) modular manufacturing process combines high voltage, complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no other generation of high voltage devices has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

## FUNCTIONAL BLOCK DIAGRAMS




Figure 1.

The ultralow capacitance and exceptionally low charge injection of these multiplexers make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Figure 2 shows that there is minimum charge injection over the entire signal range of the device. $i$ CMOS construction also ensures ultralow power dissipation, making the devices ideally suited for portable and batterypowered instruments.


Figure 2. Source-to-Drain Charge Injection vs. Source Voltage

## TABLE OF CONTENTS

$\qquad$Applications 1
Functional Block Diagrams. ..... 1
General Description ..... 1
Revision History .....  2
Specifications .....  .3
Dual Supply .....  3
Single Supply .....  5
REVISION HISTORY
6/2016—Rev. B to Rev. C
Changes to Analog Inputs Parameter, Table 3 .....  7
Added Digital Inputs Parameter, Table 3 ..... 7
4/2016-Rev. A to Rev. BChanged CP-32-2 to CP-32-7Throughout
Changes to Figure 3, Figure 4, and Table 4 ..... 8
Changes to Figure 5, Figure 6, and Table 6 ..... 10
Updated Outline Dimensions ..... 20
Changes to Ordering Guide ..... 20
3/2009—Rev. 0 to Rev. A
Change to IdD Parameter, Table 1 .....  4
Change to I ${ }_{\text {DD }}$ Parameter, Table 2 ..... 6
Updated Outline Dimensions ..... 19
Changes to Ordering Guide ..... 19
Absolute Maximum Ratings .....  7
ESD Caution .....  7
Pin Configurations and Function Descriptions .....  8
Typical Performance Characteristics. ..... 12
Terminology ..... 16
Test Circuits ..... 17
Outline Dimensions ..... 19
Ordering Guide ..... 19

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. ${ }^{1}$
Table 1.


| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{D},} \mathrm{C}_{5}(\mathrm{On}), \mathrm{ADG1206}$ | 13 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
|  | 15 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| $C_{\text {d }}, C_{S}(\mathrm{On}), \mathrm{ADG1207}$ | 8 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
|  | 10 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{5}=0 \mathrm{~V}$ |
| POWER REQUIREMENTS IdD | 0.002 |  |  |  | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
|  |  |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {D }}$ |
|  |  |  | 1.0 | $\mu \mathrm{A}$ max |  |
| IDD | 260 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=5 \mathrm{~V}$ |
|  |  |  | 475 | $\mu \mathrm{A}$ max |  |
| Iss | 0.002 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}, 5 \mathrm{~V}$, or $\mathrm{V}_{\text {D }}$ |
|  |  |  | 1.0 | $\mu \mathrm{A}$ max |  |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  |  | $\pm 5 / \pm 16.5$ | $\checkmark$ min/max | $\mathrm{GND}=0 \mathrm{~V}$ |

${ }^{1}$ Temperature range for $Y$ version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design, not subject to production test.

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted. ${ }^{1}$

Table 2.

| Parameter | $+25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C} \text { to }$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |
| Analog Signal Range |  |  | 0 to VDD | V |  |
| On Resistance, Ron | 300 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$; see Figure 28 |
|  | 475 | 567 | 625 | $\Omega$ max | $\mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{5 S}=0 \mathrm{~V}$ |
| On-Resistance Match Between Channels, $\Delta$ Ron | 5 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
|  |  |  |  |  |  |
|  | 16 | 26 | 27 | $\Omega$ max |  |
| On-Resistance Flatness, $\mathrm{R}_{\text {FLAT }}$ (On) | 60 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V} ; \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
| LEAKAGE CURRENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}$ |
| Source Off Leakage, Is (Off) | $\pm 0.02$ |  |  | nA typ | $\mathrm{V}_{\mathrm{s}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V}$; see Figure 29 |
|  | $\pm 0.2$ | $\pm 0.6$ | $\pm 1$ | nA max |  |
| Drain Off Leakage, $l_{\text {D }}$ (Off) | $\pm 0.05$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V}$; see Figure 29 |
|  | $\pm 0.2$ | $\pm 0.6$ | $\pm 2$ | nA max |  |
| Channel On Leakage, $\mathrm{l}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{On})$ | $\pm 0.08$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V}$ or 10 V ; see Figure 30 |
|  | $\pm 0.2$ | $\pm 0.6$ | $\pm 2$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage, V INH |  |  | 2.0 | $\checkmark$ min |  |
| Input Low Voltage, VIIL | $\pm 0.001$ |  | 0.8 | $\checkmark$ max |  |
| Input Current, $\mathrm{I}_{\text {InL }}$ or $\mathrm{l}_{\text {linh }}$ |  |  |  | $\mu \mathrm{A}$ typ |  |
|  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
| Digital Input Capacitance, Clin | 3 |  |  | pF typ |  |
| DYNAMIC CHARACTERISTICS² |  |  |  |  |  |
| Transition Time, $\mathrm{t}_{\text {transition }}$ | 100 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 140 | 175 | 200 | ns max | $\mathrm{V}_{\mathrm{S}}=8 \mathrm{~V}$; see Figure 31 |
| ton (EN) | 80 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
| toff (EN) | 100 | 120 | 130 | ns max | $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$; see Figure 33 |
|  | 90 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 110 | 130 | 155 | ns max | $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$; see Figure 33 |
| Break-Before-Make Time Delay, tввм | 25 |  |  | ns typ | $\mathrm{RL}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | 15 | ns min | $\mathrm{V}_{51}=\mathrm{V}_{52}=8 \mathrm{~V}$; see Figure 32 |
| Charge Injection | 0.2 |  |  | pC typ | $\mathrm{V}_{s}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 34 |
| Off Isolation | -85 |  |  | dB typ | $\begin{aligned} & \mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \\ & \text { see Figure } 35 \end{aligned}$ |
| Channel-to-Channel Crosstalk | -85 |  |  | dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \\ & \text { see Figure } 37 \end{aligned}$ |
| -3 dB Bandwidth, ADG1206 | 185 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 36 |
| -3 dB Bandwidth, ADG1207 | 300 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{L}=5 \mathrm{pF}$; see Figure 36 |
| $\mathrm{C}_{5}$ (Off) | 1.5 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
|  | 2 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
| $C_{\text {d }}$ (Off), ADG1206 | 13 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
|  | 15 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
| $C_{D}$ (Off), ADG1207 | 9 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
|  | 11 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
| $C_{\text {d }}, C_{S}(O n)$, ADG1206 | 15 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
|  | 17 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
| $C_{\text {d }}, C_{S}(\mathrm{On}), \mathrm{ADG1207}$ | 10 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |
|  | 12 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}$ |

## ADG1206/ADG1207

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS | 0.002 |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}$ |
| Ido |  |  | 1.0 | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  | $\mu \mathrm{A}$ max |  |
| ldo | 260 |  |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=5 \mathrm{~V}$ |
|  |  |  | 475 | $\mu \mathrm{A}$ max |  |
| $V_{\text {DD }}$ |  |  | 5/16.5 | $\checkmark$ min/max | $\mathrm{V}_{s s}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ |

[^0]
## ADG1206/ADG1207

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | 35 V |
| $V_{\text {DD }}$ to GND | -0.3 V to +25 V |
| Vss to GND | +0.3 V to -25 V |
| Analog Inputs ${ }^{1}$ | $V_{S S}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ <br> or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | GND -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Continuous Current, S or D | 30 mA |
| Peak Current, S or D (Pulsed at 1 ms , 10\% Duty Cycle Maximum) | 100 mA |
| Operating Temperature Range |  |
| Industrial (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance |  |
| 28-Lead TSSOP |  |
| $\theta_{\text {JA }}$ | $97.9^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | $14^{\circ} \mathrm{C} / \mathrm{W}$ |
| 32-Lead LFCSP |  |
| $\theta_{\mathrm{JA}}$ | $27.27^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature (RoHS Compliant) | $260(+0 /-5)^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating may be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## ADG1206/ADG1207

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. 28-Lead TSSOP Pin Configuration (ADG1206)


Figure 4. 32-Lead LFCSP Pin Configuration (ADG1206)

Table 4. ADG1206 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 31 | VDD | Most Positive Power Supply Potential. |
| 2, 3, 13 | $\begin{aligned} & 12,13,26,27 \\ & 28,30,32 \end{aligned}$ | NIC | No Internal Connection. |
| 4 | 1 | S16 | Source Terminal 16. Can be an input or an output. |
| 5 | 2 | S15 | Source Terminal 15. Can be an input or an output. |
| 6 | 3 | S14 | Source Terminal 14. Can be an input or an output. |
| 7 | 4 | S13 | Source Terminal 13. Can be an input or an output. |
| 8 | 5 | S12 | Source Terminal 12. Can be an input or an output. |
| 9 | 6 | S11 | Source Terminal 11. Can be an input or an output. |
| 10 | 7 | S10 | Source Terminal 10. Can be an input or an output. |
| 11 | 8 | S9 | Source Terminal 9. Can be an input or an output. |
| 12 | 9 | GND | Ground (0 V) Reference. |
| 14 | 10 | A3 | Logic Control Input. |
| 15 | 11 | A2 | Logic Control Input. |
| 16 | 14 | A1 | Logic Control Input. |
| 17 | 15 | A0 | Logic Control Input. |
| 18 | 16 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are turned off. When this pin is high, the Ax logic inputs determine which switch is turned on. |
| 19 | 17 | S1 | Source Terminal 1. Can be an input or an output. |
| 20 | 18 | S2 | Source Terminal 2. Can be an input or an output. |
| 21 | 19 | S3 | Source Terminal 3. Can be an input or an output. |
| 22 | 20 | S4 | Source Terminal 4. Can be an input or an output. |
| 23 | 21 | S5 | Source Terminal 5. Can be an input or an output. |
| 24 | 22 | S6 | Source Terminal 6. Can be an input or an output. |
| 25 | 23 | S7 | Source Terminal 7. Can be an input or an output. |
| 26 | 24 | S8 | Source Terminal 8. Can be an input or an output. |
| 27 | 25 | $\mathrm{V}_{\text {s }}$ | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 28 | 29 | D | Drain Terminal. Can be an input or an output. |
| Not applicable | 0 | EPAD | Exposed Pad. The exposed pad must be tied to the substrate, $\mathrm{V}_{5 s}$. |

Table 5. ADG1206 Truth Table

| A3 | A2 | A1 | A0 | EN | On Switch |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $X$ | $X$ | $X$ | $X$ | 0 | None |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |  |
| 0 | 0 | 0 | 1 | 3 |  |
| 0 | 1 | 1 | 1 | 4 |  |
| 0 | 1 | 0 | 1 | 5 |  |
| 0 | 1 | 1 | 0 | 6 |  |
| 0 | 0 | 1 | 1 | 7 |  |
| 0 | 0 | 0 | 1 | 8 |  |
| 1 | 0 | 1 | 1 | 9 | 10 |
| 1 | 1 | 0 | 1 | 11 |  |
| 1 | 1 | 0 | 1 | 12 |  |
| 1 | 1 | 1 | 1 | 13 |  |
| 1 | 1 | 1 | 1 | 14 |  |
| 1 | 0 | 1 | 15 |  |  |

## ADG1206/ADG1207



Figure 5. 28-Lead TSSOP Pin Configuration (ADG1207)


Figure 6. 32-Lead LFCSP Pin Configuration (ADG1207)

Table 6. ADG1207 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 29 | $V_{\text {DD }}$ | Most Positive Power Supply Potential. |
| 2 | 31 | DB | Drain Terminal B. Can be an input or an output. |
| 3, 13, 14 | $\begin{aligned} & 11,12,13,26, \\ & 28,30,32 \end{aligned}$ | NIC | No Internal Connection. |
| 4 | 1 | S8B | Source Terminal 8B. Can be an input or an output. |
| 5 | 2 | S7B | Source Terminal 7B. Can be an input or an output. |
| 6 | 3 | S6B | Source Terminal 6B. Can be an input or an output. |
| 7 | 4 | S5B | Source Terminal 5B. Can be an input or an output. |
| 8 | 5 | S4B | Source Terminal 4B. Can be an input or an output. |
| 9 | 6 | S3B | Source Terminal 3B. Can be an input or an output. |
| 10 | 7 | S2B | Source Terminal 2B. Can be an input or an output. |
| 11 | 8 | S1B | Source Terminal 1B. Can be an input or an output. |
| 12 | 9 | GND | Ground (0 V) Reference. |
| 15 | 10 | A2 | Logic Control Input. |
| 16 | 14 | A1 | Logic Control Input. |
| 17 | 15 | A0 | Logic Control Input. |
| 18 | 16 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are turned off. When this pin is high, the Ax logic inputs determine which switch is turned on. |
| 19 | 17 | S1A | Source Terminal 1A. Can be an input or an output. |
| 20 | 18 | S2A | Source Terminal 2A. Can be an input or an output. |
| 21 | 19 | S3A | Source Terminal 3A. Can be an input or an output. |
| 22 | 20 | S4A | Source Terminal 4A. Can be an input or an output. |
| 23 | 21 | S5A | Source Terminal 5A. Can be an input or an output. |
| 24 | 22 | S6A | Source Terminal 6A. Can be an input or an output. |
| 25 | 23 | S7A | Source Terminal 7A. Can be an input or an output. |
| 26 | 24 | S8A | Source Terminal 8A. Can be an input or an output. |
| 27 | 25 | $\mathrm{V}_{\text {s }}$ | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 28 | 27 | DA | Drain Terminal A. Can be an input or an output. |
| Not applicable | 0 | EPAD | Exposed Pad. The exposed pad must be tied to the substrate, $\mathrm{V}_{\text {ss }}$. |

Data Sheet ADG1206/ADG1207

Table 7. ADG1207 Truth Table

| A2 | A1 | A0 | EN | On Switch Pair |
| :--- | :--- | :--- | :--- | :--- |
| $X$ | X | $X$ | 0 | None |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 1 | 3 |
| 0 | 1 | 1 | 1 | 4 |
| 1 | 0 | 0 | 5 | 6 |
| 1 | 0 | 1 | 1 | 7 |
| 1 | 1 | 0 | 1 | 8 |
| 1 | 1 | 1 | 1 |  |



Figure 7. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Dual Supply


Figure 8. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Dual Supply


Figure 9. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Single Supply


Figure 10. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, Dual Supply


Figure 11. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, Single Supply


Figure 12. ADG1206 Leakage Currents as a Function of Temperature, Dual Supply


Figure 13. ADG1206 Leakage Currents as a Function of Temperature, Single Supply


Figure 14. IDD vs. Logic Level


Figure 15. Source-to-Drain Charge Injection vs. Source Voltage


Figure 16. Drain-to-Source Charge Injection vs. Source Voltage


Figure 17. Transition Time vs. Temperature


Figure 18. Off Isolation vs. Frequency


Figure 19. ADG1206 Crosstalk vs. Frequency


Figure 20. ADG1207 Crosstalk vs. Frequency


Figure 21. On Response vs. Frequency


Figure 22. $T H D+N$ vs. Frequency


Figure 23. ADG1206 Capacitance vs. Source Voltage, $\pm 15$ V Dual Supply


Figure 24. ADG1206 Capacitance vs. Source Voltage, 12 V Single Supply


Figure 25. ADG1207 Capacitance vs. Source Voltage, $\pm 15$ V Dual Supply


Figure 27. ACPSRR vs. Frequency


Figure 26. ADG1207 Capacitance vs. Source Voltage, 12 V Single Supply

## TERMINOLOGY

Ron
Ohmic resistance between D and S .
$\Delta$ Ron
Difference between the Ron of any two channels.

## $\mathbf{R}_{\text {flat(on) }}$

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured.

## Is (Off)

Source leakage current when the switch is off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
Drain leakage current when the switch is off.

## $\mathrm{I}_{\mathrm{D}}, \mathrm{Is}_{\mathrm{s}}(\mathbf{O n})$

Channel leakage current when the switch is on.

## $\mathrm{V}_{\mathrm{D}}(\mathrm{V} \mathrm{s})$

Analog voltage on Terminals D and S.
Cs (Off)
Channel input capacitance for the off condition.
$\mathrm{C}_{\mathrm{D}}$ (Off)
Channel output capacitance for the off condition.
$\mathrm{C}_{\mathrm{p}}, \mathrm{Cs}$ (On)
On switch capacitance.
$\mathrm{C}_{\text {In }}$
Digital input capacitance.
ton (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and the switch on condition.
toff (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and the switch off condition.

## $\mathbf{t}_{\text {Transition }}$

Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.
$\mathrm{T}_{\text {ввм }}$
Off time measured between the $80 \%$ points of the switches when switching from one address state to another.
$V_{\text {INL }}$
Maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
Minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}\left(\mathrm{I}_{\mathrm{INH}}\right)$
Input current of the digital input.
IDD
Positive supply current.
Iss
Negative supply current.

## Off Isolation

A measure of unwanted signal coupling through an off channel.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Bandwidth

The frequency at which the output is attenuated by 3 dB .

## On Response

The frequency response of the on switch.
Total Harmonic Distortion Plus Noise (THD + N)
The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (ACPSRR)

Measures the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## TEST CIRCUITS



Figure 28. On Resistance


Figure 29. Off Leakage


Figure 30. On Leakage



1SIMILAR CONNECTION FOR ADG1207.
Figure 31. Address to Output Switching Times, $t_{\text {TRANSITION }}$


Figure 32. Break-Before-Make Delay, $t_{B B M}$


Figure 33. Enable Delay, ton (EN), toff (EN)

## ADG1206/ADG1207


${ }^{1}$ SIMILAR CONNECTION FOR ADG1207.
Figure 34. Charge Injection


Figure 35. Off Isolation


Figure 36. Bandwidth


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{S}}}$

Figure 37. Channel-to-Channel Crosstalk


Figure 38. $T H D+N$

## OUTLINE DIMENSIONS



Figure 39. 28-Lead Thin Shrink Small Outline Package [TSSOP] ( $R U-28$ )
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.
鴯
Figure 40. 32-Lead Lead Frame Chip Scale Package [LFCSP]
$5 \mathrm{~mm} \times 5 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-32-7)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG1206YRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| ADG1206YRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| ADG1206YCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package [LFCSP] | CP-32-7 |
| ADG1207YRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| ADG1207YRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28-Lead Thin Shrink Small Outline Package [TSSOP] | RU-28 |
| ADG1207YCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32-Lead Lead Frame Chip Scale Package [LFCSP] | CP-32-7 |

[^1]
## NOTES


[^0]:    ${ }^{1}$ Temperature range for Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

