

Ultralow Power, 2-Channel, Capacitance Converter for Proximity Sensing

Data Sheet AD7150

FEATURES

Ultralow power

2.7 V to 3.6 V, 100 μA

Response time: 10 ms

Adaptive environmental compensation

2 independent capacitance input channels

Sensor capacitance (CSENS) 0 pF up to 13 pF

Sensitivity to 1 fF

EMC tested

2 modes of operation

Standalone with fixed settings

Interfaced to a microcontroller for user-defined settings

2 proximity detection output flags

2-wire serial interface (I2C compatible)

Operating temperature

-40°C to +85°C

10-lead MSOP package

APPLICATIONS

Proximity sensing
Contactless switching
Position detection
Level detection

GENERAL DESCRIPTION

The AD7150 delivers a complete signal processing solution for capacitive proximity sensors, featuring an ultralow power converter with fast response time. The AD7151 is a single-channel, lower power alternative to the AD7150.


The AD7150 uses Analog Devices, Inc., capacitance-to-digital converter (CDC) technology, which combines features important for interfacing to real sensors, such as high input sensitivity and high tolerance of both input parasitic ground capacitance and leakage current.

The integrated adaptive threshold algorithm compensates for any variations in the sensor capacitance due to environmental factors like humidity and temperature or due to changes in the dielectric material over time.

By default, the AD7150 operates in standalone mode using the fixed power-up settings and indicates detection on two digital outputs. Alternatively, the AD7150 can be interfaced to a microcontroller via the serial interface, the internal registers can be programmed with user-defined settings, and the data and status can be read from the part.

The AD7150 operates with a 2.7 V to 3.6 V power supply. It is specified over the temperature range of -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM



Data Sheet

AD7150

-					_		\mathbf{a}	\mathbf{a}				TA
	Λ	ĸ		-		-	1-	•	N	ι⊩	N	1
	н	D	L	L	U		U	U		ᄔ	11	TS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Specifications	4
Absolute Maximum Ratings	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Architecture and Main Features	10
Capacitance-to-Digital Converter	10
CAPDAC	10
Comparator and Threshold Modes	11
Adaptive Threshold	11
Data Average	11
Sensitivity	12
Hysteresis	12
Timeout	12
AutoCAPDAC Adjustment	13
Power-Down Timer	13
Power Supply Monitor	13
Register Descriptions	14
Status Register	15
Data Registers	16
Average Registers	16
REVISION HISTORY	
6/2019—Rev. 0 to Rev. A.	
Changes to Address Pointer 0x13, 0x14, 0x15, 0x16 32 Bits,	20
Read-Only, 0xXXXXa Section	

Sensitivity Registers
Timeout Registers
Setup Registers
Configuration Register
Power-Down Timer Register
CAPDAC Registers
Serial Number Register
Chip ID Register
Serial Interface
Read Operation
Write Operation
AD7150 Reset
General Call
Hardware Design Considerations
Overview
Parasitic Capacitance to Ground
Parasitic Resistance to Ground
Parasitic Parallel Resistance
Parasitic Serial Resistance
Input Overvoltage Protection
Input EMC Protection
Power Supply Decoupling and Filtering24
Application Examples
Outline Dimensions
Ordering Guide

Changes to Address Pointer 0x13, 0x14, 0x15, 0x16 32 Bits,	
Read-Only, 0xXXXXa Section	20
Changes to Ordering Guide	26

11/2007—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\rm DD}$ = 2.7 V to 3.6 V; GND = 0 V; $-40^{\circ} C$ to +85°C, unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit ¹	Test Conditions/Comments
CAPACITIVE INPUT					
Conversion Input Range CIN to EXC ²	3.2	4		pF	4 pF input range
	1.6	2		pF	2 pF input range
	0.8	1		pF	1 pF input range
	0.4	0.5		pF	0.5 pF input range
Resolution ³		2.0		fF	4 pF input range
		1.6		fF	2 pF input range
		1.4		fF	1 pF input range
		1.0		fF	0.5 pF input range
Allowed Capacitance CIN to GND ³			100	pF	
Allowed Resistance CIN to GND ³	10			ΜΩ	
Allowed Serial Resistance ³			125	kΩ	
Gain Error	-20		+20	%	
Gain Deviation over Temperature ³		0.5		%	
Gain Matching Between Ranges ³	-2		+2	%	
Offset Error ³		50		fF	CIN and EXC pins disconnected
Offset Deviation over Temperature ³		5		fF	CIN and EXC pins disconnected
Integral Nonlinearity (INL) ³		0.1		%	
Channel-to-Channel Isolation ³		60		dB	
Power Supply Rejection ³		4		fF/V	
CAPDAC ²					
Full Range	10	12.5		pF	
Resolution (LSB) ³		200		fF	
Differential Nonlinearity (DNL)3			0.25	LSB	
AutoDAC Increment/Decrement ³	25		75	% of C _{IN} Range	
EXCITATION					
Voltage		$\pm V_{DD}/2$		V	
Frequency	30.9	32	32.8	kHz	
Allowed Capacitance EXC to GND ³			300	pF	
Allowed Resistance EXC to GND ³	1			ΜΩ	
LOGIC OUTPUTS (OUT1, OUT2)					
Output Low Voltage (Vol)			0.4	V	$I_{SINK} = -4 \text{ mA}$
Output High Voltage (V _{OH})	$V_{\text{DD}} - 0.6$			V	I _{SOURCE} = 4 mA
SERIAL INTERFACE INPUTS (SCL, SDA)					
Input High Voltage (V _{IH})	1.5			V	
Input Low Voltage (V _{IL)}			8.0	V	
Input Leakage Current		±0.1	±5	μΑ	
Input Pin Capacitance		6		pF	
OPEN-DRAIN OUTPUT (SDA)					
Output Low Voltage (Vol)			0.4	V	$I_{SINK} = -6.0 \text{ mA}$
Output High Leakage Current (Іон)		0.1	5	μΑ	$V_{OUT} = V_{DD}$
POWER SUPPLY MONITOR					
	1			1	1

Parameter	Min	Тур	Max	Unit ¹	Test Conditions/Comments
POWER REQUIREMENTS					
V _{DD} -to-GND Voltage	2.7		3.6	V	$V_{DD} = 3.3 \text{ V, nominal}$
I _{DD} Current ⁴		100	120	μΑ	
IDD Current Power-Down Mode4		1	5	μΑ	Temperature ≤ 25°C
		3	10	μΑ	Temperature = 85°C

¹ Capacitance units: one picofarad (1 pF) = 1×10^{-12} farad (F); one femtofarad (1 fF) = 10^{-15} farad (F).

TIMING SPECIFICATIONS

V_{DD} = 2.7 V to 3.6 V; GND = 0 V; Input Logic 0 = 0 V; Input Logic 1 = V_{DD}; -40°C to +85°C, unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CONVERTER					
Conversion Time			10	ms	Both channels, 5 ms per channel.
Wake-Up Time from Power-Down Mode ^{1, 2}		0.15		ms	
Power-Up Time ^{1, 3}		2		ms	
Reset Time ^{1,4}		2		ms	
SERIAL INTERFACE ^{5, 6}					See Figure 2.
SCL Frequency	0		400	kHz	
SCL High Pulse Width, t _{HIGH}	0.6			μs	
SCL Low Pulse Width, t _{LOW}	1.3			μs	
SCL, SDA Rise Time, t _R			0.3	μs	
SCL, SDA Fall Time, t _F			0.3	μs	
Hold Time (Start Condition), t _{HD;STA}	0.6			μs	After this period, the first clock is generated.
Setup Time (Start Condition), tsu;sta	0.6			μs	Relevant for repeated start condition.
Data Setup Time, t _{SU;DAT}	0.1			μs	
Setup Time (Stop Condition), tsu;sto	0.6			μs	
Data Hold Time (Master), t _{HD;DAT}	10			ns	
Bus-Free Time (Between Stop and Start Condition), tBUF	1.3			μs	

¹ Specification is not production tested but is supported by characterization data at initial product release.

⁶ All input signals are specified with input rise/fall times = 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Output load = 10 pF.




Figure 2. Serial Interface Timing Diagram

² The CAPDAC can be used to shift (offset) the input range. The total capacitance of the sensor can therefore be up to the sum of the CAPDAC value and the conversion input range. With the autoCAPDAC feature, the CAPDAC is adjusted automatically when the CDC input value is lower than 25% or higher than 75% of the CDC nominal input range.

³ Specification is not production tested but is supported by characterization data at initial product release.

⁴ Digital inputs equal to V_{DD} or GND.

 $^{^2}$ Wake-up time is the maximum delay between the last SCL edge writing the configuration register and the start of conversion.

³ Power-up time is the maximum delay between the V_{DD} crossing the minimum level (2.7 V) and either the start of conversion or when ready to receive a serial interface command.

⁴ Reset time is the maximum delay between the last SCL edge writing the reset command and either the start of conversion or when ready to receive a serial interface command.

⁵ Sample tested during initial release to ensure compliance.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

1 4010 51	
Parameter	Rating
Positive Supply Voltage V _{DD} to GND	-0.3 V to +3.9 V
Voltage on Any Input or Output to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
ESD Rating HBM	4 kV
(ESD Association Human Body Model, S5.1)	
ESD Rating FICDM	1 kV
(Field-Inducted Charged Device Model)	
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
MSOP Package	
θ_{JA} , Thermal Impedance-to-Air	206°C/W
θ_{JC} , Thermal Impedance-to-Case	44°C/W
Reflow Soldering (Pb-Free)	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	GND	Ground Pin.
2	VDD	Power Supply Voltage. This pin should be decoupled to GND using a low impedance capacitor, for example, 0.1 µF X7R multilayer ceramic.
3	CIN2	CDC Capacitive Input Channel 2. The measured capacitance (sensor) is connected between the EXC2 pin and the CIN2 pin. If not used, this pin can be left open circuit or connected to GND.
4	CIN1	CDC Capacitive Input Channel 1. The measured capacitance (sensor) is connected between the EXC1 pin and the CIN1 pin. If not used, this pin can be left open circuit or connected to GND.
5	EXC2	CDC Excitation Output Channel 2. The measured capacitance is connected between the EXC2 pin and the CIN2 pin. If not used, this pin should be left as an open circuit.
6	EXC1	CDC Excitation Output Channel 1. The measured capacitance is connected between the EXC1 pin and the CIN1 pin. If not used, this pin should be left as an open circuit.
7	OUT1	Logic Output Channel 1. A high level on this output indicates proximity detected on CIN1.
8	OUT2	Logic Output Channel 2. A high level on this output indicates proximity detected on CIN2.
9	SCL	Serial Interface Clock Input. Connects to the master clock line. Requires a pull-up resistor if not provided elsewhere in the system.
10	SDA	Serial Interface Bidirectional Data. Connects to the master data line. Requires a pull-up resistor if not provided elsewhere in the system.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Capacitance Input Offset Error vs. Capacitance CIN to GND, $V_{\rm DD}=3.3$ V, EXC Pin Open Circuit




Figure 5. Capacitance Input Gain Error vs. Capacitance CIN to GND, $V_{\rm DD}$ = 3.3 V, CIN to EXC = 2 pF




Figure 6 .Capacitance Input Gain Error vs. Capacitance CIN to GND, $V_{DD}=3.3~V$, CIN to EXC = 10~pF




Figure 7. Capacitance Input Offset Error vs. Capacitance EXC to GND, $V_{DD} = 3.3 \ V$, CIN Pin Open Circuit




Figure 8. Capacitance Input Gain Error vs. Capacitance EXC to GND, $V_{\rm DD}$ = 3.3 V, CIN to EXC = 2 pF




Figure 9. Capacitance Input Gain Error vs. Capacitance EXC to GND, $V_{DD} = 3.3 \text{ V}$, CIN to EXC = 10 pF




Figure 10. Capacitance Input Offset Error vs. Resistance CIN to GND, $V_{\rm DD}=3.3$ V, EXC Pin Open Circuit




Figure 11. Capacitance Input Gain Error vs. Resistance CIN to GND, $V_{DD} = 3.3 V$, CIN to EXC = 2 pF




Figure 12. Capacitance Input Offset Error vs. Resistance EXC to GND, $V_{DD} = 3.3 V$, CIN Pin Open Circuit




Figure 13. Capacitance Input Gain Error vs. Resistance EXC to GND, $V_{DD} = 3.3 \ V$, CIN to EXC = $2 \ pF$




Figure 14. Capacitance Input Gain Error vs. Serial Resistance, $V_{DD} = 3.3$ V, CIN to EXC = 2 pF




Figure 15. Capacitance Input Gain Error vs. Parallel Resistance, $V_{\rm DD}=3.3~V, {\it CIN}$ to EXC = 2 pF




Figure 16. Capacitance Input Offset Error vs. Temperature, $V_{\rm DD}$ = 3.3 V, CIN and EXC Pins Open Circuit




Figure 17. Capacitance Input Gain Error vs. Temperature, $V_{\rm DD}$ = 3.3 V, CIN to EXC = 2 pF




Figure 18. EXC Frequency Error vs. Temperature, $V_{\text{DD}} = 3.3 \ V$




Figure 19. EXC Frequency Error vs. V_{DD}




Figure 20. Capacitance Channel Frequency Response




Figure 21. CAPDAC Differential Nonlinearity (DNL), $V_{DD} = 3.3 \text{ V}$

ARCHITECTURE AND MAIN FEATURES




Figure 22. AD7150 Block Diagram

The AD7150 core is a high performance capacitance-to-digital converter (CDC) that allows the part to be interfaced directly to a capacitive sensor.

The comparators compare the CDC result with thresholds, either fixed or dynamically adjusted by the on-chip adaptive threshold algorithm engine. Thus, the outputs indicate a defined change in the input sensor capacitance.

The AD7150 also integrates an excitation source and CAPDAC for the capacitive inputs, an input multiplexer, a complete clock generator, a power-down timer, a power supply monitor, control logic, and an I²C*-compatible serial interface for configuring the part and accessing the internal CDC data and status, if required in the system (see Figure 22).

CAPACITANCE-TO-DIGITAL CONVERTER

Figure 23 shows the CDC simplified functional diagram. The converter consists of a second-order sigma delta $(\Sigma - \Delta)$, charge balancing modulator and a third-order digital filter. The measured capacitance C_X is connected between an excitation source and the $\Sigma - \Delta$ modulator input. The excitation signal is applied on the C_X during the conversion, and the modulator continuously samples the charge going through the C_X . The digital filter processes the modulator output, which is a stream of 0s and 1s containing the information in 0 and 1 density. The data is processed by the adaptive threshold engine and output comparators; the data can be also read through the serial interface.

The AD7150 is designed for floating capacitive sensors. Therefore, both C_x plates have to be isolated from ground or any other fixed potential node in the system.

The AD7150 features slew rate limiting on the excitation voltage output, which decreases the energy of higher harmonics on the excitation signal and dramatically improves the system electromagnetic compatibility (EMC).




Figure 23. CDC Simplified Block Diagram

CAPDAC

The AD7150 CDC core maximum full-scale input range is 4 pF. However, the part can accept a higher capacitance on the input, and the offset (nonchanging component) capacitance of up to 10 pF can be balanced by a programmable on-chip CAPDAC.




Figure 24. Using CAPDAC

The CAPDAC can be understood as a negative capacitance connected internally to the CIN pin. The CAPDAC has a 6-bit resolution and a monotonic transfer function. Figure 24 shows how to use the CAPDAC to shift the CDC 4 pF input range to measure capacitance between 10 pF and 14 pF.

COMPARATOR AND THRESHOLD MODES

The AD7150 comparators and their thresholds can be programmed to operate in several different modes. In an adaptive mode, the threshold is dynamically adjusted and the comparator output indicates fast changes and ignores slow changes in the input (sensor) capacitance. Alternatively, the threshold can be programmed as a constant (fixed) value, and the output then indicates any change in the input capacitance that crosses the defined fixed threshold.

The AD7150 logic output (active high) indicates either a positive or a negative change in the input capacitance, in both adaptive and fixed threshold modes (see Figure 25 and Figure 26).




Figure 25. Positive Threshold Mode Indicates Positive Change in Input Capacitance




Figure 26. Negative Threshold Mode Indicates Negative Change in Input Capacitance

Additionally, for the adaptive mode only, the comparators can work as window comparators, indicating input either inside or outside a selected sensitivity band (see Figure 27 and Figure 28).




Figure 27. In-Window (Adaptive) Threshold Mode




Figure 28. Out-Window (Adaptive) Threshold Mode

ADAPTIVE THRESHOLD

In an adaptive mode, the thresholds are dynamically adjusted, ensuring indication of fast changes (for example, an object moving close to a capacitive proximity sensor) and eliminating slow changes in the input (sensor) capacitance, usually caused by environment changes such as humidity or temperature or changes in the sensor dielectric material over time (see Figure 29).




Figure 29. Adaptive Threshold Indicates Fast Changes and Eliminates Slow Changes in Input Capacitance

DATA AVERAGE

The adaptive threshold algorithm is based on an average calculated from previous CDC output data. The response of the average to an input capacitance step change (more exactly, response to the change in the CDC output data) is an exponential settling curve, which can be characterized by the following equation:

$$Average(N) = Average(0) + Change(1 - e^{N/TimeConst})$$

where:

Average(*N*) is the value of average N complete CDC conversion cycles after a step change on the input.

Average(0) is the value before the step change.

TimeConst can be selected in the range between 2 and 65,536, in steps of power of 2, by programming the ThrSettling bits in the setup registers.

See Figure 30 and the Register Descriptions section.



Figure 30. Data Average Response to Data Step Change

SENSITIVITY

In adaptive threshold mode, the output comparator threshold is set as a defined distance (sensitivity) above the data average, below the data average, or both, depending on the selected threshold mode of operation (see Figure 31). The sensitivity value is programmable in the range 0 to 255 LSBs of the 12-bit CDC converter (see the Register Descriptions section).




Figure 31. Threshold Sensitivity

HYSTERESIS

In adaptive threshold mode, the comparator features hysteresis. The hysteresis is fixed to one-fourth of the threshold sensitivity and can be programmed on or off. The comparator does not have hysteresis in the fixed threshold mode.




Figure 32. Threshold Hysteresis

TIMEOUT

In the case of a large, long change in the capacitive input, when the data average adapting to a new condition may take too long, a timeout can be set.

The timeout becomes active (counting) when the CDC data goes outside the band of data average \pm sensitivity. When the timeout elapses (a defined number of CDC conversions is counted), the data average (and thus the thresholds), is forced to follow the new CDC data value immediately (see Figure 33).

The timeout can be set independently for approaching (for change in data toward the threshold) and for receding (for change in data away from the threshold). See Figure 34, Figure 35, and the Register Descriptions section.




Figure 33. Threshold Timeout After a Large Change in CDC Data




Figure 34. Approaching Timeout in Negative Threshold Mode Shortens False Output Trigger




Figure 35. Positive Timeout in Negative Threshold Mode Shortens Period of Missing Output Trigger

AUTOCAPDAC ADJUSTMENT

In adaptive threshold mode, the part can dynamically adjust the CAPDAC to keep the CDC in an optimal operating capacitive range. When the AutoDAC function is enabled, the CAPDAC value is automatically incremented when the data average exceeds three-fourths of the CDC full range, and the CAPDAC value is decremented when the data average goes below one-fourth of the CDC full range. The AutoDAC increment or decrement step depends on the selected CDC capacitive input range. See the Setup Registers section.

POWER-DOWN TIMER

In power sensitive applications, the AD7150 can be set to automatically enter power-down mode after a programmed period of time in which the outputs have not been activated. The AD7150 can be then returned to a normal operational mode either via the serial interface or by the power supply off/on sequence.

POWER SUPPLY MONITOR

When the AD7150 $V_{\rm DD}$ power supply voltage drops below a defined level needed for correct CDC operation, the on-chip power supply monitor stops the adaptive threshold logic and holds it in reset. After the $V_{\rm DD}$ reaches the required level, the threshold logic is released, and the data average is reset to the value of the first conversion finished at the correct power supply voltage.

This feature prevents the adaptive threshold from being set incorrectly after a very slow rise of the $V_{\rm DD}$ voltage or from being corrupted by accidental drops in the $V_{\rm DD}$ voltage.

The other AD7150 functions continue working below the power supply monitor threshold, down to approximately 1.0 V to 1.8 V, the exact level depending on the manufacturing process variation. In the region of the low V_{DD} voltage, the part is still accessible via the serial interface and continues conversion. However, the conversion results may be incorrect and, therefore, the data should not be considered valid if the part operates below the power supply monitor threshold.

The status of the power supply monitor can be determined by reading the PwrDown bit in the AD7150 status register.

REGISTER DESCRIPTIONS

Table 5. Register Summary

Poi	nter		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
(Dec)	(Hex)	R/W				Defaul	t Value						
0	0200	D	PwrDown	DacStep2	OUT2	DacStep1	OUT1	C1/C2	RDY2	RDY1			
U	0,000	11	0	1	0	1	0	0	1	1			
1	0x01	R		0x00									
2	0x02	R				0x	00						
3	0x03	R				0x	00						
4	0x04	R				0x	00						
5	0x05	R				0x	00						
6	0x06	R				0x	00						
7	0x07	R				0x	00						
8	0x08	R				0x	00						
9	0x09	R/W	Ch1 Sens	sitivity (in ada	aptive thresl			igh Byte (in fi	ixed thresho	ld mode)			
10	0x0A	R/W	Ch1 Tin	neout (in ada	ptive thresh			w Byte (in fix	ed threshold	d mode)			
11	0.00	DAM	RnaH1 Rnal 1 - Hvst1 ThrSettlina1 (4-bi)			
11	OXOR	K/VV	0	0	0 0 0 0x0B								
12	0x0C	R/W	Ch2 Sens	sitivity (in ada	aptive thresl			igh Byte (in fi	ixed thresho	ld mode)			
12	0.00	D 444	Ch2 Tin	neout (in ada	ptive thresh			w Byte (in fix	ed threshold	d mode)			
13	UXUD	K/VV				0x							
14	OVOE	0x0F	R/W)			
	ONOL	1,7,77	0	0	0	0		1		T			
15	0x0F	R/W				.	EnCh2 1		MD1 0	MD0			
1.0	0.10	D 444	-	-			er-Down Tim		alue)	<u> </u>			
16	UXIU	K/VV	0	0			0x	(00					
17	0x11	R/W	DacEn1	DacAuto1									
18	0x12	R/W	DacEn2	DacAuto2									
19	0x13	R	Serial Number – Byte 3 (MSB)										
20	0x14	R	Serial Number – Byte 2										
21	0x15	R	Serial Number – Byte 1										
22	0x16	R		Serial Number – Byte 0 (LSB)									
23	0x17	R	Chip Identification Code										
	(Dec) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	(Dec) (Hex) 0 0x00 1 0x01 2 0x02 3 0x03 4 0x04 5 0x05 6 0x06 7 0x07 8 0x08 9 0x09 10 0x0A 11 0x0B 12 0x0C 13 0x0D 14 0x0E 15 0x0F 16 0x10 17 0x11 18 0x12 19 0x13 20 0x14 21 0x15 22 0x16	(Dec) (Hex) R/W 0 0x000 R 1 0x01 R 2 0x02 R 3 0x03 R 4 0x04 R 5 0x05 R 6 0x06 R 7 0x07 R 8 0x08 R 9 0x09 R/W 10 0x0A R/W 11 0x0B R/W 12 0x0C R/W 13 0x0D R/W 14 0x0E R/W 15 0x0F R/W 16 0x10 R/W 17 0x11 R/W 18 0x12 R/W 19 0x13 R 20 0x14 R 21 0x15 R 22 0x16 R	(Dec) (Hex) R/W PwrDown 0 0x00 R PwrDown 1 0x01 R - 2 0x02 R - 3 0x03 R - 4 0x04 R - 5 0x05 R - 6 0x06 R - 7 0x07 R - 8 0x08 R - 9 0x09 R/W - 10 0x0A R/W - 11 0x0B R/W - 12 0x0C R/W - 13 0x0D R/W - 14 0x0E R/W 0 15 0x0F R/W 0 16 0x10 R/W 0 17 0x11 R/W 0 17 0x11 R/W 0 10	(Dec) (Hex) R/W PwrDown DacStep2 0 1 0 0x00 R 0 1 DacStep2 0 1 1 0x01 R R DacStep2 0 1 2 0x02 R R DacStep2 0 1 3 0x03 R R DacStep2 0 1 4 0x04 R R DacStep2 0 1 5 0x05 R R DacStep2 0 1 6 0x06 R R DacStep2 0 1 8 0x08 R DacStep2 0 0 0 0 10 0x08 R DacStep2 0 0 0 0 0 0 11 0x08 R/W DacStep2 0 0 0 0 0 0 0 0 0	Name	The color of the	The color of th	The color The	Note Note			

STATUS REGISTER

Address Pointer 0x00

8 Bits, Read-Only, Default Value 0x53 Before Conversion, 0x54 After Conversion

The status register indicates the status of the part. The register can be read via the 2-wire serial interface to query the status of the outputs, check the CDC finished conversion, and check whether the CAPDAC has been changed by the autoCAPDAC function.

Table 6. Status Register Bit Map

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mnemonic	PwrDown	DacStep2	OUT2	DacStep1	OUT1	C1/C2	RDY2	RDY1
Default	0	1	0	1	0	0	1	1


Table 7. Status Register Bit Descriptions

Bit	Mnemonic	Description
7	PwrDown	PwrDown = 1 indicates that the part is in a power-down mode or that the part V_{DD} is below the power supply monitor threshold voltage.
6	DacStep2	DacStep2 = 0 indicates that the Ch2 CAPDAC value was changed after the last CDC conversion as part of the AutoDac function. The bit value is updated after each finished CDC conversion on this channel.
5	OUT2	OUT2 = 1 indicates that the Ch2 data (CIN2 capacitance) crossed the threshold, according to the selected comparator mode of operation. The bit value is updated after each finished CDC conversion on this channel.
4	DacStep1	DacStep1 = 0 indicates that the Ch1 CAPDAC value was changed during the last conversion as part of the AutoDac function. The bit value is updated after each finished CDC conversion on this channel.
3	OUT1	OUT1 = 1 indicates that the Ch1 data (CIN1 capacitance) crossed the threshold, according to the selected comparator mode of operation. The bit value is updated after each finished CDC conversion on this channel.
2	C1/C2	The C1/C2 = 0 indicates that the last finished CDC conversion was on Channel 1. The C1/C2 = 1 indicates that the last finished CDC conversion was on Channel 2.
1	RDY2	RDY2 = 0 indicates a finished CDC conversion on Ch2. The bit is reset back to 1 when the Ch2 data register is read via the serial interface or after the part reset or power-up.
0	RDY1	RDY1 = 0 indicates a finished CDC conversion on Ch1. The bit is reset back to 1 when the Ch1 data register is read via serial interface or after the part reset or power-up.

DATA REGISTERS

Ch1 Address Pointer 0x01, 0x02 Ch2 Address Pointer 0x03, 0x04 16 Bits, Read-Only, Default Value 0x0000

Data from the last complete capacitance-to-digital conversion reflects the capacitance on the input. Only the 12 MSBs (most significant bits) of the data registers are used for the CDC result. The 4 LSBs (least significant bits) are always 0, as shown in Figure 36.



The nominal AD7150 CDC transfer function (an ideal transfer function excluding offset and/or gain error) maps the input capacitance between zero scale and full scale to output data codes between 0x3000 and 0xCFF0 only (see Table 8).

Table 8. AD7150 Capacitance-to-Data Mapping

	<u> </u>	1 0
Data	Input Capacitance	
0x0000	Not valid, underrange	
0x3000	Zero-scale (0 pF)	
0x8000	Mid-scale (+1 pF)	
0xCFF0	Full-scale (+2 pF)	
0xFFF0	Not valid, overrange	

The input capacitance can be calculated from the output data using the following equation:

$$C(pF) = \frac{Data - 12288}{40944} \times Input_Range$$

where Input_Range = 4 pF, 2 pF, 1 pF, or 0.5 pF.

The following is the same equation written with hexadecimal numbers:

$$C(pF) = \frac{Data - 0x3000}{0x9FF0} \times Input_Range$$

A data register is updated after a finished conversion on the capacitive channel, with one exception: when the serial interface read operation from the data register is in progress, the data register is not updated and the new capacitance conversion result is lost.

The stop condition on the serial interface is considered to be the end of the read operation. Therefore, to prevent incorrect data reading through the serial interface, the two bytes of a data register should be read sequentially using the register address pointer auto-increment feature of the serial interface.

AVERAGE REGISTERS

Ch1 Address Pointer 0x05, 0x06 Ch2 Address Pointer 0x07, 0x08 16 Bits, Read-Only, Default Value 0x0000

These registers show the average calculated from the previous CDC data. The 12-bit CDC result corresponds to the 12 MSBs of the average register.

The settling time of the average can be set by programming the ThrSettling bits in the setup registers. The average register is overwritten directly with the CDC output data, that is, the history is forgotten if the timeout is enabled and elapses.

FIXED THRESHOLD REGISTERS

Ch1 Address Pointer 0x09, 0x0A Ch2 Address Pointer 0x0C, 0x0D 16 Bits, Read/Write, Factory Preset 0x0886

A constant threshold for the output comparator in the fixed threshold mode can be set using these registers. The 12-bit CDC result corresponds to the 12 MSBs of the threshold register. The fixed threshold registers share the address pointer and location on-chip with the sensitivity and timeout registers. The fixed threshold registers are not accessible in the adaptive threshold mode.

SENSITIVITY REGISTERS

Ch1 Address Pointer 0x09 Ch2 Address Pointer 0x0C 8 Bits, Read/Write, Factory Preset 0x08

Sensitivity registers set the distance of the positive threshold above the data average, and the distance of the negative threshold below the data average, in the adaptive threshold mode.




Figure 37. Threshold Sensitivity

The sensitivity is an 8-bit value and is mapped to the lower eight bits of the 12-bit CDC data, that is, it corresponds to the 16-bit data register as shown in Figure 38.




Figure 38. Relation Between Sensitivity Register and CDC Data Register

TIMEOUT REGISTERS

Ch1 Address Pointer 0x0A Ch2 Address Pointer 0x0D 8 Bits, Read/Write, Factory Preset 0x86

Table 9. Timeout Register Bit Map

Bit	Bits [7:4]	Bits [3:0]
Mnemonic	TimeOutApr	TimeOutRec
Default	0x08	0x06

These registers set timeouts for the adaptive threshold mode.

The approaching timeout starts when the CDC data crosses the data average \pm sensitivity band toward the threshold, according to the selected positive, negative, or window threshold mode. The approaching timeout elapses after the number of conversion cycles equals $2^{\text{TimeOutApr}}$, where TimeOutApr is the value of the four most significant bits of the timeout register.

The receding timeout starts when the CDC data crosses the data average \pm sensitivity band away from the threshold, according to the selected positive or negative threshold mode. The receding timeout is not used in the window threshold mode. The receding timeout elapses after the number of conversion cycles equals $2^{\text{TimeOutRec}}$, where TimeOutRec is the value of the four least significant bits of the timeout register.

When either the approaching or receding timeout elapses (that is, after the defined number of CDC conversions is counted), the data average (and thus the thresholds) is forced to follow the new CDC data value immediately.

When the timeout register equals 0, timeouts are disabled.




Figure 39. Threshold Timeout Approaching After a Large Change in CDC Data Toward Threshold




Figure 40. Threshold Timeout Receding After a Large Change in CDC Data Away from Threshold

SETUP REGISTERS

Ch1 Address Pointer 0x0B Ch2 Address Pointer 0x0E 8 Bits, Read/Write, Factory Preset 0x0B

Table 10. Setup Registers Bit Map

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mnemonic	RngH	RngL	-	Hyst	ThrSettling (4-Bit Value)			
Default	0	0	0	0	0x0B			

Table 11. Setup Registers Bit Descriptions

Bit	Mnemonic	Description	·							
7	RngH RngL	Range bits set the CDC input range and determine the step for the AutoDAC function.								
6		RngH	RngL	Capacitive Input Range (pF)	AutoDAC Step (CAPDAC LSB)					
		0	0	2	4					
		0	1	0.5	1					
		1	0	1	2					
		1	1	4	8					
5	-	This bit should b	e 0 for the speci	fied operation.						
4	Hyst		•	laptive threshold mode. This bit has no he fixed threshold mode.	effect in fixed threshold mode;					
3 2 1 0	ThrSettling	The response of output data) is a Average (I where: Average(N) is the Average(0) is the TimeConst can be 2, by programm	the average to a sin exponential set $V = Average(0)$ e value of average value before the selected in the	In input capacitance step change (that ettling curve characterized by the follows) + $Change(1-e^{N/TimeConst})$ The N complete CDC conversion cycles at e step change. The range between 2 and 65,536 conversions and 65,536 conversions.	wing equation:					



Figure 41. Data Average Response to Data Step Change

CONFIGURATION REGISTER

Address Pointer 0x0F 8 Bits, Read/Write, Factory Preset 0x19

Table 12. Configuration Register Bit Map

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mnemonic	ThrFixed	ThrMD1	ThrMD0	EnCh1	EnCh2	MD2	MD1	MD0
Default	0	0	0	1	1	0	0	1

Table 13	.Configuration	Register I	Rit Description	c
Table 13.	.Comingui auon	Veriet 1	on Describuon	5

Bit	Mnemonic	Descrip	tion								
7	ThrFixed	of the the	ThrFixed = 1 sets the fixed threshold mode. The outputs reflect comparison of data and a fixed (or of the threshold registers. ThrFixed = 0 sets the adaptive threshold mode. The outputs reflect comparison of data to the adaptive thresholds. The adaptive threshold is set dynamically, based on the history of the previous data.								
6	ThrMD1	These b	its set the	output co	omparators mode.						
5	ThrMD0					Output A	ctive When				
		ThrMD	1 Th	rMD0	Threshold Mode	Adaptive Threshold Mode	Fixed Threshold Mode				
		0	0		Negative	data < average – sensitivity	Data < Threshold				
		0	1		Positive	data > average + sensitivity	Data > Threshold				
		1	0		In-Window	data > average – sensitivity AND data < average + sensitivity	-				
		1	1		Out-Window	data < average – sensitivity OR data > average + sensitivity	-				
4	EnCh1	Enables	conversion	on on Cha	nnel 1.	,	1				
3	EnCh2	Enables	conversion	on on Cha	nnel 2.						
2	MD2	Converter mode of operation setup.									
1	MD1	MD2	MD1	MD0	Mode	Description					
0	MD0	0	0	0	Idle	Part is fully powered up but p	erforming no conversion.				
		0	0	1	Continuous Conversion	Part is repeatedly performing channel(s). If two channels are sequentially switching betwe	e enabled, the part is				
		0	1	0	Single Conversion	Part performs a single convertive channels are enabled, the conversions, one on each chanconversion(s), the part goes to	nnel. After finishing the				
		0	1	1	Power-Down	Powers down the on-chip circ interface.	uits, except the digital				
		1	Х	Х	Reserved	Do not use these modes.					

POWER-DOWN TIMER REGISTER

Address Pointer 0x10 8 Bits, Read/Write, Factory Preset 0x00

Table 14. Power-Down Timer Register Bit Map

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mnemonic	-	-	Power-Down Timeout (6-Bit Value)					
Default	0	0	0x00					

Table 15. Power-Down Timer Register Bit Descriptions

Bit	Mnemonic	Description
[7:6]	_	These bits must be 0 for proper operation.
[5:0]	Power-Down Timeout	Defines period duration of the power-down timeout. If the output comparator outputs have not been activated during the programmed period, the part enters power-down mode automatically. The part can be then returned to a normal operational mode either via the
		serial interface or by the power supply off/on sequence. The period is programmable in steps of four hours. For example, setting the value to 0x06 sets the duration to 24 hours. The maximum value of 0x3F corresponds to approximately 10.5 days.
		The value of 0x00 disables the power-down timeout, and the part does not enter power-down mode automatically.

CAPDAC REGISTERS

Ch1 Address Pointer 0x11 Ch2 Address Pointer 0x12 8 Bits, Read/Write, Factory Preset 0x00

Table 16. CAPDAC Registers Bit Map

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Mnemonic	DacEn	DacAuto	DacValue (6-Bit Value)					
Default	1	1	0x00					

Table 17. CAPDAC Registers Bit Descriptions

Bit	Mnemonic	Description
7	DacEn	DacEn = 1 enables capacitive DAC.
6	DacAuto	DacAuto = 1 enables the AutoDAC function in the adaptive threshold mode. When the AutoDAC function is enabled, the part dynamically adjusts the CAPDAC to keep the CDC in an optimal operating capacitive range. The CAPDAC value is automatically incremented when the data average exceeds ¾ of the CDC full range, and the CAPDAC value is decremented when the data average goes below ¼ of the CDC full range. The AutoDAC increment or decrement step depends on the selected CDC capacitive input range. Bit has no effect in fixed threshold mode; the AutoDAC function is always disabled in the fixed threshold mode.
[5:0]	DacValue	CAPDAC value, Code $0x00 \approx 0$ pF, Code $0x3F \approx CAPDAC$ full range.

SERIAL NUMBER REGISTER

Address Pointer 0x13, 0x14, 0x15, 0x16 32 Bits, Read-Only, 0xXXXX

This register holds a serial number that gives a unique ID that allows full die traceability when used in conjunction with the assembly date code.

CHIP ID REGISTER

Address Pointer 0x17 8 Bits, Read-Only, 0xXX

This register holds the chip identification code, used in factory manufacturing and testing.

SERIAL INTERFACE

The AD7150 supports an I²C-compatible, 2-wire serial interface. The two wires on the serial bus (interface) are called SCL (clock) and SDA (data). These two wires carry all addressing, control, and data information one bit at a time over the bus to all connected peripheral devices. The SDA wire carries the data, while the SCL wire synchronizes the sender and receiver during the data transfer. The devices on the bus are classified as either master or slave devices. A device that initiates a data transfer message is called a master, while a device that responds to this message is called a slave.

To control the AD7150 device on the bus, the following protocol must be followed. First, the master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that the start byte follows. This 8-bit start byte is made up of a 7-bit address plus an R/W bit indicator.

All peripherals connected to the bus respond to the start condition and shift in the next eight bits (7-bit address + R/W bit). The bits arrive MSB first. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as the acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. An exception to this is the general call address, which is described in the General Call section. In the idle condition, the device monitors the SDA and SCL lines waiting for the start condition and the correct address byte.

The R/W bit determines the direction of the data transfer. A Logic 0 LSB in the start byte means that the master writes information to the addressed peripheral. In this case, the AD7150 becomes a slave receiver. A Logic 1 LSB in the start byte means that the master reads information from the addressed peripheral. In this case, the AD7150 becomes a slave transmitter. In all instances, the AD7150 acts as a standard slave device on the serial bus.

The start byte address for the AD7150 is 0x90 for a write and 0x91 for a read.

READ OPERATION

When a read is selected in the start byte, the register that is currently addressed by the address pointer is transmitted to the SDA line by the AD7150. This is then clocked out by the master device, and the AD7150 awaits an acknowledge from the master.

If an acknowledge is received from the master, the address auto-incrementer automatically increments the address pointer register and outputs the next addressed register content to the SDA line for transmission to the master. If no acknowledge is received, the AD7150 returns to the idle state and the address pointer is not incremented. The address pointers' auto-incrementer allows block data to be written to or read from the starting address and subsequent incremental addresses.

In continuous conversion mode, the address pointers' autoincrementer should be used for reading a conversion result. This means that the two data bytes should be read using one multibyte read transaction rather than two separate single byte transactions. The single byte data read transaction may result in the data bytes from two different results being mixed. The same applies for four data bytes if both capacitive channels are enabled.

The user can also access any unique register (address) on a one-to-one basis without having to update all the registers. The address pointer register contents cannot be read.

If an incorrect address pointer location is accessed or if the user allows the auto-incrementer to exceed the required register address, the following applies:

- In read mode, the AD7150 continues to output various internal register contents until the master device issues a no acknowledge, start, or stop condition. The address pointers' auto-incrementer contents are reset to point to the status register at the 0x00 address when a stop condition is received at the end of a read operation. This allows the status register to be read (polled) continually without having to constantly write to the address pointer.
- In write mode, the data for the invalid address is not loaded into the AD7150 registers, but an acknowledge is issued by the AD7150.

WRITE OPERATION

When a write is selected, the byte following the start byte is always the register address pointer (subaddress) byte, which points to one of the internal registers on the AD7150. The address pointer byte is automatically loaded into the address pointer register and acknowledged by the AD7150. After the address pointer byte acknowledge, a stop condition, a repeated start condition, or another data byte can follow from the master. A stop condition is defined by a low-to-high transition on SDA while SCL remains high. If a stop condition is encountered by the AD7150, it returns to its idle condition and the address pointer is reset to 0x00.

If a data byte is transmitted after the register address pointer byte, the AD7150 loads this byte into the register that is currently addressed by the address pointer register and sends an acknowledge, and the address pointer auto-incrementer automatically increments the address pointer register to the next internal register address. Thus, subsequent transmitted data bytes are loaded into sequentially incremented addresses.

If a repeated start condition is encountered after the address pointer byte, all peripherals connected to the bus respond exactly as outlined previously for a start condition; that is, a repeated start condition is treated the same as a start condition. When a master device issues a stop condition, it relinquishes control of the bus, allowing another master device to take control of the bus. Therefore, a master wanting to retain control of the bus issues successive start conditions known as repeated start conditions.

AD7150 RESET

To reset the AD7150 without having to reset the entire serial bus, an explicit reset command is provided. This uses a particular address pointer word as a command word to reset the part and upload all default settings. The AD7150 does not respond to the serial bus commands (do not acknowledge) during the default values upload for approximately 2 ms.

The reset command address word is 0xBF.

GENERAL CALL

When a master issues a slave address consisting of seven 0s with the eighth bit (R/W bit) set to 0, this is known as the general call address. The general call address is for addressing every device connected to the serial bus. The AD7150 acknowledges this address and reads in the following data byte.

If the second byte is 0x06, the AD7150 is reset, completely uploading all default values. The AD7150 does not respond to the serial bus commands (do not acknowledge) during the default values upload for approximately 2 ms.

The AD7150 does not acknowledge any other general call commands.




Figure 43. Write and Read Sequences

HARDWARE DESIGN CONSIDERATIONS OVERVIEW

The AD7150 is an interface to capacitive sensors.

On the input side, the sensor (C_X) can be connected directly between the AD7150 EXC and CIN pins. The way it is connected and the electrical parameters of the sensor connection, such as parasitic resistance or capacitance, can affect the system performance. Therefore, any circuit with additional components in the capacitive front end, such as overvoltage protection, has to be carefully designed considering the AD7150 specified limits and information provided in this section.

On the output side, the AD7150 can work as a standalone device, using the power-up default register settings and flagging the result on digital outputs. Alternatively, the AD7150 can be interfaced to a microcontroller via the 2-wire serial interface, offering flexibility by overwriting the AD7150 register values from the host with a user-specific setup.

PARASITIC CAPACITANCE TO GROUND




Figure 44. Parasitic Capacitance to Ground

The CDC architecture used in the AD7150 measures the capacitance, C_X , connected between the EXC pin and the CIN pin. In theory, any capacitance C_{GND} to ground should not affect the CDC result (see Figure 44).

The practical implementation of the circuitry in the chip implies certain limits, and the result is gradually affected by capacitance to ground (see Table 1 for information about the allowed capacitance to GND for CIN and information about excitation).

See Figure 4 to Figure 9.

PARASITIC RESISTANCE TO GROUND




Figure 45. Parasitic Resistance to Ground

The AD7150 CDC result is affected by a leakage current from C_X to ground; therefore, C_X should be isolated from the ground. The equivalent resistance between C_X and ground should be maximized (see Figure 45).

See Figure 10 to Figure 13.

PARASITIC PARALLEL RESISTANCE




Figure 46. Parasitic Parallel Resistance

The AD7150 CDC measures the charge transfer between the EXC and CIN pins. Any resistance connected in parallel to the measured capacitance C_X (see Figure 46), such as the parasitic resistance of the sensor, also transfers charge. Therefore, the parallel resistor is seen as an additional capacitance in the output data. The equivalent parallel capacitance (or error caused by the parallel resistance) can be approximately calculated as

$$C_P = \frac{1}{R_P \times f_{EXC} \times 4}$$

where R_P is the parallel resistance and f_{EXC} is the excitation frequency.

See Figure 15.

PARASITIC SERIAL RESISTANCE




Figure 47. Parasitic Serial Resistance

The AD7150 CDC result is affected by a resistance in series with the measured capacitance. The total serial resistance (R_{S1} + R_{S2} in Figure 47) should be on the order of hundreds of Ω . See Figure 14.

INPUT OVERVOLTAGE PROTECTION




Figure 48. AD7150 CIN Overvoltage Protection

The AD7150 capacitive input has an internal ESD protection. However, some applications may require an additional overvoltage protection, depending on the application-specific requirements. Any additional circuit in the capacitive front end must be carefully designed, especially with respect to the limits recommended for maximum capacitance to ground, maximum serial resistance, maximum leakage, and so on.

INPUT EMC PROTECTION




Figure 49. AD7150 CIN EMC Protection

Some applications may require an additional input filter for improving electromagnetic compatibility (EMC). Any input filter must be carefully designed, considering the balance between the system capacitance performance and system electromagnetic immunity.

Figure 49 shows one of the possible input circuit configurations significantly improving the system immunity against high frequency noise and slightly affecting the AD7150 performance in terms of additional gain and offset error.

POWER SUPPLY DECOUPLING AND FILTERING




Figure 50. AD7150 V_{DD} Decoupling and Filtering

The AD7150 has good dc and low frequency power supply rejection but may be sensitive to higher frequency ripple and noise, specifically around the excitation frequency and its harmonics. Figure 50 shows a possible circuit configuration for improving the system immunity against ripple and noise coupled to the AD7150 via the power supply.

If the serial interface is connected to the other circuits in the system, it is better to connect the pull-up resistors on the other side of the $V_{\rm DD}$ filter than to connect to the AD7150. If the AD7150 is used in standalone mode and the serial interface is not used, it is better to connect the pull-up resistors directly to the AD7150 $V_{\rm DD}$.

APPLICATION EXAMPLES




Figure 51. AD7150 Standalone Operation Application Diagram




Figure 52. AD7150 Interfaced to a Host Microcontroller





Figure 53. AD7150 Standalone Operation with EMC Protection

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Marking Code
AD7150BRMZ	−40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	C4Z
AD7150BRMZ-REEL	−40°C to +85°C	10-Lead Mini Small Outline Package [MSOP]	RM-10	C4Z
EVAL-AD7150EBZ		Evaluation Board		

Dimensions shown in millimeters

¹ Z = RoHS Compliant Part

NOTES

NOTES

Purchase of licensed l^2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips l^2C Patent Rights to use these components in an l^2C system, provided that the system conforms to the l^2C Standard Specification as defined by Philips.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

AD7150BRMZ-REEL AD7150BRMZ EVAL-AD7150EBZ