











DAC53608, DAC43608

SLASEQ4A - OCTOBER 2018-REVISED DECEMBER 2018

# DACx3608 Octal, 10-Bit or 8-Bit, I<sup>2</sup>C<sup>TM</sup> Interface, Buffered Voltage Output DACs in Tiny 3 × 3 WQFN Package

#### **Features**

- ±1-LSB INL and DNL
- Wide Operating Range
  - Power Supply: 1.8 V to 5.5 V
  - Temperature Range: -40°C to 125°C
- I<sup>2</sup>C<sup>TM</sup> Serial Interface
  - Standard, Fast, and Fast+ Mode
  - 2.4-V, VIH with  $V_{DD} = 5.5 \text{ V}$
- **LDAC** Pin For Simultaneous Output Update
- Very Low Power: 0.1 mA/Channel at 1.8 V
- Low Power Startup Mode: Outputs powered down to 10K State
- Tiny Package
  - 16-Pin WQFN (3 mm x 3 mm)

## 2 Applications

- **Programmable Power Supplies**
- **Programmable Window Comparator**
- VCOM Biasing in Display Panel
- Laser Driver In Multifunction Printers
- Auto Focus Digital Still Cameras Lens
- ATM Machines, Currency Counters, Barcode Readers
- IP Network Cameras, Projectors

## 3 Description

The DAC53608 and DAC43608 (DACx3608) are lowpower, eight-channel, voltage-output, 10-bit or 8-bit digital-to-analog converters (DACs) respectively. The DACx3608 are specified monotonic by design across a wide power supply range from 1.8 V to 5.5 V. Using an external reference, the DACx3608 provides a full scale output voltage range of 1.8 V to 5.5 V while consuming 0.1-mA quiescent current per channel. The DACx3608 also includes per channel, user programmable, power down registers. registers facilitate the DAC output buffers to start in a power down to 10K state and remain in this state until a power up command is issued to these output buffers.

Low quiescent current, wide power supply range, and per channel power down option makes DACx3608 ideal for low power, battery operated systems.

The devices communicate through the  $I^2C^{TM}$ interface. These devices support J2CTM standard mode (100 kbps), fast mode (400 kbps), and fast+ mode (1 Mbps). These devices also have a load DAC (LDAC) pin that allows simultaneous DAC updates.


The DACx3608 are available in small 3-mm x 3-mm, 16-pin WQFN package. The devices are fully specified over the extended industrial temperature range of -40°C to +125°C.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC53608	WQFN (16)	3.00 mm × 3.00 mm
DAC43608	WQFN (16)	3.00 mm × 3.00 mm

(1) For all available packages, refer to the orderable addendum at the end of the data sheet.

#### **Programmable Window Comparator**



## Simplified Block Diagram





## **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	19
2	Applications 1		8.3 Feature Description	. 20
3	Description 1		8.4 Device Functional Modes	21
4	Revision History2		8.5 Programming	22
5	Device Comparison Table3		8.6 Register Map	. 28
6	Pin Configurations and Functions	9	Application and Implementation	. 31
7	Specifications		9.1 Application Information	. 31
1	7.1 Absolute Maximum Ratings		9.2 Typical Applications	. 31
	7.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 34
	7.3 Recommended Operating Conditions	11	Layout	. 35
	7.4 Thermal Information		11.1 Layout Guidelines	. 35
	7.5 Electrical Characteristics		11.2 Layout Example	35
	7.6 Timing Requirements: I <sup>2</sup> C <sup>TM</sup> Standard Mode 7	12	Device and Documentation Support	. 36
	7.7 Timing Requirements: I <sup>2</sup> C <sup>TM</sup> Fast Mode		12.1 Documentation Support	36
	7.8 Timing Requirements: I <sup>2</sup> C <sup>TM</sup> Fast+ Mode		12.2 Related Links	36
	7.9 Timing Requirements: Logic		12.3 Receiving Notification of Documentation Updates	s 36
	7.10 Typical Characteristics: 1.8 V		12.4 Community Resources	36
	7.11 Typical Characteristics: 5.5 V		12.5 Trademarks	
	7.12 Typical Characteristics		12.6 Electrostatic Discharge Caution	36
	7.13 Typical Characteristics		12.7 Glossary	36
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	37
	8.1 Overview 19		IIIOIIIIauoii	. 31

# 4 Revision History


Cł	hanges from Original (October 2018) to Revision A	Pag
•	Changed from Advance Information to Production Data	



## 5 Device Comparison Table

DEVICE	RESOLUTION
DAC53608	10-Bit
DAC43608	8-Bit

## 6 Pin Configurations and Functions



**Pin Functions** 

PIN		1/0	DECORPORTION		
NAME	NAME NO.		DESCRIPTION		
A0	7	I	Four-state address input		
$A_{GND}$	14	GND	Ground reference point for all circuitry on the device.		
CLR	16	I	Asynchronous clear pin (active low)		
LDAC	8	I	Load DAC pin for simultaneous output update (active low)		
SCL	6	I	Serial interface clock		
SDA	5	I/O	Data is clocked into or out of the input register. This pin is a bidirectional, open drain data line that must be connected to the supply voltage with an external pull-up resistor.		
$V_{DD}$	13	PWR	Analog supply voltage (1.8 V to 5.5 V).		
V <sub>OUT</sub> A	1	0	Analog output voltage from DAC A		
V <sub>OUT</sub> B	2	0	Analog output voltage from DAC B		
$V_{OUT}C$	3	0	Analog output voltage from DAC C		
V <sub>OUT</sub> D	4	0	Analog output voltage from DAC D		
V <sub>OUT</sub> E	9	0	Analog output voltage from DAC E		
V <sub>OUT</sub> F	10	0	Analog output voltage from DAC F		
V <sub>OUT</sub> G	11	0	Analog output voltage from DAC G		
V <sub>OUT</sub> H	12	0	Analog output voltage from DAC H		
$V_{REF}IN$	15	I/O	Reference input to the device		



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>DD</sub> to A <sub>GND</sub>	-0.3	6	
Input voltage	V <sub>REF</sub> IN to A <sub>GND</sub>	-0.3	$V_{DD} + 0.3$	V
	Digital input(s) to A <sub>GND</sub>	-0.3	$V_{DD} + 0.3$	
Output voltage	V <sub>OUT</sub> to A <sub>GND</sub>	-0.3	$V_{DD} + 0.3$	V
Input Current	Current into any pin	-10	10	mA
Tomporeture	Junction temperature,T <sub>J</sub>	-40	150	9
Temperature	Storage temperature, T <sub>stg</sub>	<b>–65</b>	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Clastroctatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, allpins <sup>(1)</sup>	±1000	<b>V</b>
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 500-V HBM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±WWW V and/or ±XXX V may actually have higher performance.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> to A <sub>GND</sub>	Positive supply voltage to ground	1.8	5.5	V
V <sub>REF</sub> IN to A <sub>GND</sub>	Reference input supply voltage to ground	1.8	$V_{DD}$	V
VIH	Digital input high voltage, $1.8 \le V_{DD} \le 2.7$	$V_{DD} - 0.3$		V
VIH	Digital input high voltage, $2.7 < V_{DD} \le 5.5$	2.4		V
VIL	Digital input low voltage		0.5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### 7.4 Thermal Information

		DACx3608	
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT
		16 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	49	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.1	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	24.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: DAC53608 DAC43608

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 250-V CDM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±YYY V and/or ±ZZZ V may actually have higher performance.



## 7.5 Electrical Characteristics

all minimum/maximum specifications at  $T_A = -40^{\circ}\text{C}$  to +125°C and all typical specification at  $T_A = 25^{\circ}\text{C}$ , 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>REF</sub>IN = 2.5 V for V<sub>DD</sub>  $\geq$  2.7 V, V<sub>REF</sub>IN = 1.8 V for V<sub>DD</sub>  $\leq$  2.7 V, R<sub>L</sub>= 5 k $\Omega$  to A<sub>GND</sub>, C<sub>L</sub> = 200 pF to A<sub>GND</sub>, and digital inputs at V<sub>DD</sub> or A<sub>GND</sub> (unless otherwise noted)

	A <sub>GND</sub> (unless otherwise noted)  PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	PERFORMANCE	1201 001121110110	101114	• • •	1017 151	0.1
SIAIIC	T EKI OKWANCE	DAC53608	10			
	Resolution	DAC43608	8			Bits
		DAC43608 DAC43608, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	o 1		1	
		DAC43608, 1.8 $V \le V_{DD} \le 3.3 \text{ V}$			1	
INL	Relative accuracy <sup>(1)</sup>	DAC53608, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V			<u>'</u> 1	LSB
		DAC53608, 1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V			1	:
					1	
		DAC43608, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V DAC43608, 1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V	-1 -1		<u>'</u> 1	:
DNL	Differential nonlinearity <sup>(1)</sup>	DAC53608, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V			1	LSB
			-1 -1		1	
		DAC53608, 1.8 $V \le V_{DD} \le 2.7 V$	-1			
	Zero code error	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ , code 0d into DAC		6	12	mV
	7	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$ , code 0d into DAC		6	12	
	Zero code error temperature coefficient	077/17/1557/	0.5	±5		μV/°C
	Offset error <sup>(1)</sup>	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	-0.5	0.25	0.5	%FSR
		$1.8 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	-0.5	0.25	0.5	
	Offset error temperature coefficient <sup>(1)</sup>			±0.0003		%FSR/° C
	Gain error <sup>(1)</sup>	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-0.5	0.25	0.5	%FSR
	Gain endi ( )	1.8 V ≤ V <sub>DD</sub> ≤ 2.7 V	-0.5	0.25	0.5	/01 SIX
	Gain error temperature coefficient <sup>(1)</sup>			±0.0004		%FSR/° C
	Full scale error	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ , code 1023d into DAC, no headroom	-0.5	0.25	0.5	0/ EQD
	ruii Scale error	1.8 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, code 1023d into DAC, no headroom	-1	0.5	1	%FSR
	Full scale error temperature coefficient			±0.0004		%FSR/° C
OUTPUT	CHARACTERISTICS					
V <sub>OUT</sub> X	Output voltage		0		5.5	V
0	0 (2)	R <sub>L</sub> = Infinite			1	
CL	Capacitive load (2)	$R_L = 5 \text{ k}\Omega$			2	nF
	Load regulation	DAC at midscale, -10 mA $\leq$ I <sub>OUT</sub> $\leq$ 10 mA, V <sub>DD</sub> = 5.5 V		0.1		mV/mA
		$V_{DD}$ = 1.8 V, (per channel) full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		10		
	Short circuit current	$V_{DD}$ = 2.7 V, (per channel) full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		25		mA
		$V_{DD}$ = 5.5 V, (per channel) full-scale output shorted to $A_{GND}$ or zero-scale output shorted to $V_{DD}$		50		
	Output voltage headroom	to V <sub>DD</sub> (DAC output unloaded)		0.05		V
	Output voltage headroom <sup>(2)</sup>	to $V_{DD}$ (load current = 10 mA@ $V_{DD}$ = 5.5 V, load current = 3 mA@ $V_{DD}$ = 2.7 V, load current = 1 mA@ $V_{DD}$ = 1.8 V), DAC code = full Scale	10			%FSR

<sup>(1)</sup> End point fit between codes Code 4 to Code 1016 for 10 bit, Code 1 to Code 251 for 8 bit

<sup>(2)</sup> Not production tested



## **Electrical Characteristics (continued)**

all minimum/maximum specifications at  $T_A = -40^{\circ}C$  to +125°C and all typical specification at  $T_A = 25^{\circ}C$ , 1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, V<sub>REF</sub>IN = 2.5 V for V<sub>DD</sub>  $\geq$  2.7 V, V<sub>REF</sub>IN = 1.8 V for V<sub>DD</sub>  $\leq$  2.7 V, R<sub>L</sub>= 5 k $\Omega$  to A<sub>GND</sub>, C<sub>L</sub> = 200 pF to A<sub>GND</sub>, and digital inputs at V<sub>DD</sub> or A<sub>GND</sub> (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		DAC at midscale	0.25		
Z <sub>O</sub>	DC output impedance	DAC at code 4d	0.25		Ω
		DAC at code 1016	0.26		
DC- PSRR	Power supply rejection ratio (DC)	DAC at midscale; V <sub>DD</sub> = 5 V ± 10%	0.25		mV/V
DYNAM	IIC PERFORMANCE				
t <sub>sett</sub>	Output voltage settling time	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to 10%FSR, $R_L$ = 5 k $\Omega$ , $C_L$ = 200 pF, $V_{DD}$ = 5.5 V	10		μs
SR	Slew rate	$R_L = 5 \text{ k}\Omega, C_L = 200 \text{ pF}, V_{DD} = 5.5 \text{ V}$	0.6		V/µs
	Power on glitch magnitude	$R_L = 5 \text{ k}\Omega$ , $C_L = 200 \text{ pF}$	110		mV
V <sub>n</sub>	Output noise	0.1 Hz to 10 Hz, DAC at midscale, V <sub>DD</sub> = 5.5 V	40		$\mu V_{pp}$
V <sub>n</sub>	Output noise	0.1 Hz to 100 kHz bandwidth, DAC at midscale, V <sub>DD</sub> = 5.5 V	0.05		$mV_{rms}$
.,		measured at 1 kHz, DAC at midscale, V <sub>DD</sub> = 5.5 V	0.2		24/11
V <sub>n</sub>	Output noise density	measured at 10 kHz, DAC at midscale, V <sub>DD</sub> = 5.5 V	0.2		μV/√Hz
AC- PSRR	Power supply rejection ratio (AC)	200 mV 50/60 Hz sine wave superimposed on power supply voltage, DAC at midscale	<b>–71</b>		dB
	Channel-to-channel AC crosstalk	Full-scale swing on adjacent channel	1.5		nV-s
	Channel-to-channel DC crosstalk	Full-scale swing on all channel, measured channel at zero or full scale	0.05		LSB
	Code change glitch impulse	±1 LSB change around mid code (including feedthrough)	10		nV-s
	Code change glitch impulse magnitude	±1 LSB change around mid code (including feedthrough)	25		mV
VOLTA	GE REFERENCE INPUT				
	Reference input impedance	All channel powered on	12.5		kΩ
	Reference input capacitance		50		pF
DIGITAI	L INPUTS				
	Digital feedthrough	At SCLK = 1 MHz, DAC output static at mid scale	20		nV-s
	Pin capacitance	Per pin	10		pF
POWER	REQUIREMENTS				
$IV_{DD}$	Current flowing into V <sub>DD</sub>	Normal mode, all DACs at full scale. SPI static.	3	5	mA
IV <sub>DD</sub>	Current flowing into V <sub>DD</sub>	All DACs power-down	50		μΑ

Submit Documentation Feedback



# 7.6 Timing Requirements: I<sup>2</sup>C<sup>TM</sup> Standard Mode

all input signals are timed from VIL to 70% of  $V_{DD}$ , 1.8 V  $\leq$   $V_{DD} \leq$  5.5 V, 1.8 V  $\leq$   $V_{REF}IN <math>\leq$   $V_{DD}$ ,  $-40^{\circ}C \leq$   $T_{A} \leq$  +125°C, Vpull up =  $V_{DD}$  for 1.8 V  $\leq$   $V_{DD} \leq$  2.7 V, Vpull up = 2.7 V or  $V_{DD}$  for 2.7 V  $\leq$   $V_{DD} \leq$  5.5 V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency		0.1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	4.7		μs
t <sub>HDSTA</sub>	Hold time after repeated start	4		μs
t <sub>SUSTA</sub>	Repeated start setup time	4.7		μs
t <sub>SUSTO</sub>	Stop condition setup time	4		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	250		ns
$t_{LOW}$	SCL clock low period	4700		ns
t <sub>HIGH</sub>	SCL clock high period	4700		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		1000	ns

# 7.7 Timing Requirements: I<sup>2</sup>C<sup>TM</sup> Fast Mode

all input signals are timed from VIL to 70% of  $V_{DD}$ , 1.8 V  $\leq$   $V_{DD} \leq$  5.5 V, 1.8 V  $\leq$   $V_{REF}IN <math>\leq$   $V_{DD}$ ,  $-40^{\circ}C \leq$   $T_{A} \leq$  +125°C, Vpull up =  $V_{DD}$  for 1.8 V  $\leq$   $V_{DD} \leq$  2.7 V, Vpull up = 2.7 V or  $V_{DD}$  for 2.7 V  $\leq$   $V_{DD} \leq$  5.5 V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCLK frequency		0.4	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.6		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.6		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.6		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	100		ns
$t_{LOW}$	SCL clock low period	1300		ns
t <sub>HIGH</sub>	SCL clock high period	600		ns
t <sub>F</sub>	Clock and data fall time		300	ns
t <sub>R</sub>	Clock and data rise time		300	ns



## 7.8 Timing Requirements: I<sup>2</sup>C<sup>™</sup> Fast+ Mode

all input signals are timed from VIL to 70% of  $V_{DD}$ , 1.8 V  $\leq$   $V_{DD} \leq$  5.5 V, 1.8 V  $\leq$   $V_{REF}IN <math>\leq$   $V_{DD}$ ,  $-40^{\circ}C \leq$   $T_{A} \leq$  +125°C, Vpull up =  $V_{DD}$  for 1.8 V  $\leq$   $V_{DD} \leq$  2.7 V, Vpull up = 2.7 V or  $V_{DD}$  for 2.7 V  $\leq$   $V_{DD} \leq$  5.5 V

		MIN	NOM MAX	UNIT
f <sub>SCLK</sub>	SCL frequency		1	MHz
t <sub>BUF</sub>	Bus free time between stop and start conditions	0.5		μs
t <sub>HDSTA</sub>	Hold time after repeated start	0.26		μs
t <sub>SUSTA</sub>	Repeated start setup time	0.26		μs
t <sub>SUSTO</sub>	Stop condition setup time	0.26		μs
t <sub>HDDAT</sub>	Data hold time	0		ns
t <sub>SUDAT</sub>	Data setup time	50		ns
t <sub>LOW</sub>	SCL clock low period	0.5		μs
t <sub>HIGH</sub>	SCL clock high period	0.26		μs
t <sub>F</sub>	Clock and data fall time		120	ns
t <sub>R</sub>	Clock and data rise time		120	ns

## 7.9 Timing Requirements: Logic

all input signals are timed from VIL to 70% of  $V_{DD}$ , 1.8 V  $\leq$   $V_{DD} \leq$  5.5 V, 1.8 V  $\leq$   $V_{REF}IN <math>\leq$   $V_{DD}$ ,  $-40^{\circ}C \leq$   $T_{A} \leq$  +125°C, Vpull up =  $V_{DD}$  for 1.8 V  $\leq$   $V_{DD} \leq$  2.7 V, Vpull up = 2.7 V or  $V_{DD}$  for 2.7 V  $\leq$   $V_{DD} \leq$  5.5 V

		MIN	NOM	MAX	UNIT
t <sub>LDACAH</sub>	SCL fall edge to LDAC rise edge, 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	20			ns
t <sub>LDACAH</sub>	SCL fall edge to LDAC rise edge, 2.7 V < V <sub>DD</sub> ≤ 5.5 V	20			ns
t <sub>LDACAL</sub>	LDAC fall edge to SCL fall edge, 1.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	10			clock cycle
t <sub>LDACSH</sub>	SCL fall edge to LDAC rise edge, 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	80			ns
t <sub>LDACSH</sub>	SCL fall edge to LDAC rise edge, 2.7 V < V <sub>DD</sub> ≤ 5.5 V	50			ns
t <sub>LDACSL</sub>	SCL fall edge to <del>LDAC</del> fall edge, 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	20			ns
t <sub>LDACSL</sub>	SCL fall edge to LDAC fall edge, 2.7 V < V <sub>DD</sub> ≤ 5.5 V	20			ns
t <sub>LDACW</sub>	$\overline{\text{LDAC}}$ low time, 1.7 V $\leq$ V <sub>DD</sub> $<$ 2.7 V	30			ns
$t_{LDACW}$	$\overline{\text{LDAC}}$ low time, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	60			ns
t <sub>CLRW</sub>	CLR low time, 1.7 V ≤ V <sub>DD</sub> < 2.7 V	30			ns
t <sub>CLRW</sub>	$\overline{\text{CLR}}$ low time, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	60			ns







Figure 1. Serial Interface Timing Diagram

# TEXAS INSTRUMENTS

## 7.10 Typical Characteristics: 1.8 V

at  $T_A = 25$ °C,  $V_{DD} = 1.8$  V, reference = 1.8 V, and DAC outputs unloaded (unless otherwise noted)




Submit Documentation Feedback



## **Typical Characteristics: 1.8 V (continued)**


at  $T_A = 25$ °C,  $V_{DD} = 1.8$  V, reference = 1.8 V, and DAC outputs unloaded (unless otherwise noted)



# TEXAS INSTRUMENTS

## 7.11 Typical Characteristics: 5.5 V

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, reference = 5.5 V, and DAC outputs unloaded (unless otherwise noted)




Submit Documentation Feedback



## Typical Characteristics: 5.5 V (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, reference = 5.5 V, and DAC outputs unloaded (unless otherwise noted)




Copyright © 2018, Texas Instruments Incorporated Submit Documentation Feedback

# TEXAS INSTRUMENTS

## Typical Characteristics: 5.5 V (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, reference = 5.5 V, and DAC outputs unloaded (unless otherwise noted)



Submit Documentation Feedback



## Typical Characteristics: 5.5 V (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, reference = 5.5 V, and DAC outputs unloaded (unless otherwise noted)






Figure 30. Source and Sink Capability



DAC code transition from mid-scale – 1 to mid-scale, DAC output loaded with 5 k $\!\Omega /\!/200$  pF

Figure 31. Glitch Impulse, Rising Edge, 1 LSB Step



DAC code transition from mid-scale to mid-scale – 1 LSB, DAC output loaded with 5 k $\Omega$ //200 pF

Small Signal V<sub>OUT</sub> (1 LSB/div)


Large Signal V<sub>OUT</sub> (2.5 V/div)

LDAC (2.5 V/div)

Time (5 µs/div)

DAC code transition from 102d to 922d, typical channel shown, DAC output loaded with 5 k $\Omega$ //200 pF


Figure 32. Glitch Impulse, Falling Edge, 1 LSB Step



DAC code transition from 922d to 102d, typical channel shown, DAC output loaded with 5 k $\Omega$ //200 pF

Figure 34. Full-Scale Settling Time, Falling Edge





DAC output loaded with 5 k $\Omega$ //200 pF

Figure 35. Power-on Glitch

Copyright © 2018, Texas Instruments Incorporated

# TEXAS INSTRUMENTS

## Typical Characteristics: 5.5 V (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, reference = 5.5 V, and DAC outputs unloaded (unless otherwise noted)




Figure 40. DAC Output Noise Spectral Density


Frequency (Hz)

D051



## 7.12 Typical Characteristics


at T<sub>A</sub> = 25°C, and DAC outputs unloaded (unless otherwise noted)



# TEXAS INSTRUMENTS

## 7.13 Typical Characteristics

at  $T_A = 25$ °C,  $V_{DD} = 5.5$  V, and DAC outputs unloaded (unless otherwise noted)



Submit Documentation Feedback



## 8 Detailed Description

#### 8.1 Overview

The DAC53608 and DAC43608 are a pin-compatible family of eight-channel, buffered voltage-output digital-to-analog converters (DACs) in 10- and 8-bit resolution. With an external reference ranging from 1.8 V to 5.5 V, full scale output voltage of 1.8 V to 5.5 V can be achieved. These devices are guaranteed monotonic across the power supply range.

Communication to the devices is done through  $I^2C^{TM}$  compatible interface. The  $I^2C^{TM}$  standard (100 kbps), fast (400 kbps), and fast+ mode (1Mbps) are supported for these devices. These devices include a load DAC (LDAC) pin for simultaneous DAC update.

The DACx3608 devices are characterized for operation over the temperature range of -40°C to +125°C and are available in tiny QFN packages.

#### 8.2 Functional Block Diagram




Figure 53. DACx3608 DAC Block Diagram

(1)



#### 8.3 Feature Description

### 8.3.1 Digital-to-Analog Converter (DAC) Architecture

Each output channel in the DACx3608 family of devices consists of string architecture with an output buffer amplifier. Figure 54 shows a block diagram of the DAC architecture.




Figure 54. DACx3608 DAC Architecture

#### 8.3.1.1 DAC Transfer Function

The device writes the input data to the individual DAC Data registers in straight binary format. After a power-on or a reset event, the device sets all DAC registers to zero-code. Equation 1 shows DAC transfer function.

$$V_{OUT}X = \frac{DACn\_DATA}{2^N} \times V_{REF}IN$$

where:

- N = resolution in bits
  - Either 10 (DAC53608) or 8 (DAC43608)
- · DACn\_DATA is the decimal equivalent of the binary code that is loaded to the DAC register
- DACn\_DATA ranges from 0 to 2<sup>N</sup> 1
- V<sub>REF</sub>IN is the DAC reference voltage

#### 8.3.1.2 DAC Register Update and LDAC Functionality

The device stores the data written to the DAC Data registers in the DAC buffer registers. Transfer of data from the DAC buffer registers to the DAC active registers can be set to happen immediately (asynchronous mode) or initiated by an LDAC trigger (synchronous mode). Once the DAC active registers are updated, the DAC outputs change to their new values.

The update mode for each DAC channel is determined by the status of  $\overline{\text{LDAC}}$  pin.

In asynchronous mode ( $\overline{\text{LDAC}}$  = 0 before the DAC write command), a write to the DAC data register results in an immediate update of the DAC active register and DAC output at the end of I<sup>2</sup>C<sup>TM</sup> frame.

In synchronous mode ( $\overline{\text{LDAC}}$  = 1 before the DAC write command), writing to the  $\overline{\text{DAC}}$  data register does not automatically update the DAC output. Instead the update occurs only after an  $\overline{\text{LDAC}}$  is pulled to 0. The synchronous update mode enables simultaneous update of all DAC outputs.

#### 8.3.1.3 CLR Functionality

The  $\overline{\text{CLR}}$  pin is an asynchronous input pin to the DAC. When this pin is pulled low (logic 0), the DAC buffers and the DAC active registers to zero code.

0 Submit Documentation Feedback



#### Feature Description (continued)

#### 8.3.1.4 Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to  $V_{DD}$ . Equation 1 shows that the full-scale output range of the DAC output is determined by the voltage on the  $V_{REF}IN$  pin

#### 8.3.2 Reference

The DACx3608 requires an external reference to operate. However, the reference pin  $V_{REF}IN$  and the supply pin  $V_{DD}$  can be tied together. The reference input pin voltage ranges from 1.8 V to  $V_{DD}$ . The typical input impedance of this pin when all the channels are powered on is 12.5 k $\Omega$ .

#### 8.3.3 Power-on-Reset (POR)

The DACx3608 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the  $V_{DD}$  supply has been established, a POR event is issued. The POR causes all registers to initialize to the default values, and communication with the device is valid only after a 5-ms after  $V_{DD}$  reaches DAC operating range. The default value for the DAC data registers is zero-code. The DAC output remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific  $V_{DD}$  levels, as indicated in Figure 55, in order to make sure that the internal capacitors discharge and reset the device on power up. In order to make sure that a POR occurs,  $V_{DD}$  must be less than 0.7 V for at least 1 ms. When  $V_{DD}$  drops to less than 1.7 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When  $V_{DD}$  remains greater than 1.7 V, a POR does not occur.




Figure 55. Threshold Levels for V<sub>DD</sub> POR Circuit

#### 8.3.4 Software Reset

A device software reset event is initiated by writing the reserved code 0x1010 to the SW-RST bit in the TRIGGER register (address 2h).

#### 8.4 Device Functional Modes

The DACx3608 has two modes of operation: normal and power-down.



#### **Device Functional Modes (continued)**

#### 8.4.1 Power-Down Mode

The DACx3608 DAC output amplifiers can be independently or globally powered down (10K to  $A_{GND}$ ) through the DEVICE\_CONFIG register. In this state, the device consumes 50  $\mu$ A ( $V_{DD}$  = 1.8 V). At power-up all output channels buffer amplifiers start in power down to 10K mode until a power up command is issue by writing 0 to the per channel power down registers.

#### 8.5 Programming

The DACx3608 devices have a 2-wire serial interface: SCL, SDA, and one address pin, A0, as shown in Pin Configurations and Functions. The  $I^2C^{TM}$  bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the  $I^2C^{TM}$  compatible devices connects to the  $I^2C^{TM}$  bus through open drain I/O pins, SDA and SCL.

The I<sup>2</sup>C<sup>TM</sup> specification states that the device that controls communication is called a master, and the devices that are controlled by the master are called slaves. The master device generates the SCL signal. The master device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the master. The master device on an I<sup>2</sup>C<sup>TM</sup> bus is typically a microcontroller or a digital signal processor (DSP). The DACx3608 family operates as a slave device on the I<sup>2</sup>C<sup>TM</sup> bus. A slave device acknowledges master's commands and upon master's control, receives or transmits data.

Typically, the DACx3608 family operates as a slave receiver. A master device writes to the DACx3608, a slave receiver. However, if a master device requires the DACx3608 internal register data, the DACx3608 family operates as a slave transmitter. In this case, the master device reads from the DACx3608 According to I<sup>2</sup>C<sup>TM</sup> terminology, read and write refer to the master device.

The DACx3608 family is a slave and supports the following data transfer modes:

- Standard mode (100 kbps)
- Fast mode (400 kbps)
- Fast+ mode (1.0 Mbps)

The data transfer protocol for standard and fast modes is exactly the same, therefore they are referred to as F/S-mode in this document. The fast+ mode protocol is supported in terms of data transfer speed, but not output current. The low-level output current would be 3 mA similar to the case of standard and fast modes. The DACx3608 family supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device; Start/Repeated Start, 0x00, 0x06, Stop. The reset is asserted within the device on the rise edge of the ACK bit, following the second byte.

Other than specific timing signals, the I<sup>2</sup>C<sup>TM</sup> interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in Figure 56.

22



## **Programming (continued)**




Figure 56. Acknowledge and Not Acknowledge on the I<sup>2</sup>C<sup>™</sup> Bus

#### 8.5.1 F/S Mode Protocol

1. The master initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in Figure 57. All I<sup>2</sup>C<sup>TM</sup> compatible devices recognize a start condition.




Figure 57. Start and Stop Conditions



#### **Programming (continued)**




Figure 58. Bit Transfer on the I<sup>2</sup>C<sup>TM</sup> Bus

- 2. The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in Figure 58. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9<sup>th</sup> SCL cycle, as shown in Figure 56 by pulling the SDA line low during the entire high period of the 9<sup>th</sup> SCL cycle. Upon detecting this acknowledge, the master knows the communication link with a slave has been established.
- 3. The master generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the slave. In either case, the receiver must acknowledge the data sent by the transmitter. So the acknowledge signal can be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 57). This action releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C<sup>TM</sup>-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.



#### **Programming (continued)**

## 8.5.2 DACx3608 I<sup>2</sup>C<sup>TM</sup> Update Sequence

For a single update, the DACx3608 requires a start condition, a valid I<sup>2</sup>C<sup>TM</sup> address byte, a command byte, and two data bytes (the most significant data byte (MSDB) and least significant data byte (LSDB)), as listed in Table 1.

**Table 1. Update Sequence** 

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
Add	lress (A)	byte		Cor	mmand b	yte			MSDB				LSDB		
[	DB [32:24	1]			DB [23:16	6]		DB [15:8]				DB [7:0]			

After each byte is received, the DACx3608 family acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in Figure 59. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I<sup>2</sup>C<sup>TM</sup> address byte selects the DACx3608 devices.




Figure 59. I<sup>2</sup>C<sup>™</sup> Bus Protocol

The command byte sets the operational mode of the selected DACx3608 device. When the operational mode is selected by this byte, the DACx3608 series must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx3608 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 22.22 kSPS. Using the fast+ mode (clock = 1 MHz), the maximum DAC update rate is limited to 55.55 kSPS. When a stop condition is received, the DACx3608 family releases the  $I^2C^{TM}$  bus and awaits a new start condition.

## 8.5.3 DACx3608 Address Byte

The address byte, as shown in Table 2, is the first byte received following the START condition from the master device. The first four bits (MSBs) of the address are factory preset to 1001. The next 3 bits of the address are controlled by the A0 pin. The A0 pin input can be connected to  $V_{DD}$ ,  $A_{GND}$ , SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin and consequently will respond to that particular address according to Table 3.



The DACx3608 family supports broadcast addressing. Broadcast addressing can be used for synchronously updating or powering down multiple DACx3608 devices. The DACx3608 family is designed to work with other members of the family to support multichip synchronous update. Using the broadcast address, the DACx3608 devices respond regardless of the states of the address pins. Broadcast is supported only in write mode.

#### Table 2. DACx3608 Address Byte

COMMENT		MSB								
	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W		
General address	1	0	0	1	See Table 3 (slave address column)			0 or 1		
Broadcast address	1	0	0	0	1	1	1	0		

## **Table 3. Address Format**

SLAVE ADDRESS	A0 PIN
1001 000	A <sub>GND</sub>
1001 001	$V_{DD}$
1001 010	SDA
1001 011	SCL

Submit Documentation Feedback



#### 8.5.4 DACx3608 Command Byte

The DACx3608 command byte (shown in Table 4) controls which command is executed and which register is being accessed when writing to or reading from the DACx3608 series.

**B20** B19 **B18** COMMENT **B23 B22 B21 B17 B16** DEVICE\_CONFIG STATUS/TRIGGER **BRDCAST** DACA\_DATA DACB DATA DACC\_DATA DACD\_DATA DACE\_DATA DACF\_DATA DACG\_DATA DACH\_DATA 

Table 4. DACx3608 Command Byte

## 8.5.5 DACx3608 Data Byte (MSDB and LSDB)

The MSDB and LSDB contain the data that are passed to the register(s) specified by the command byte as shown in Table 5. The DACx3608 family updates at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

COMMAND BITS		DATA BITS											
		MSD	В		LSDB								
B19 - B16	B15 - B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
DEVICE_CONFIG	х	0	0 0 0			PDNH	PDNG	PDNF	PDNE	PDND	PDNC	PDNB	PDNA
STATUS/TRIGGER	х		•	DEVICE	_ID			Х	х		SW	_RST	
BRDCAST	x		BRD	CAST_DATA	[9:0]	BRDCA	ST_DAT	A[7:0] –	MSB lef	t aligned		х	Х
DACA_DATA	x			DACA_DATA	[9:0]	DACA_	DATA[7:	0] – MSE	3 left alig	ned		х	Х
DACB_DATA	x			DACB_DATA	[9:0]	DACB_	DATA[7:	0] – MSE	3 left alig	ned		х	Х
DACC_DATA	х			DACC_DATA	[9:0]	DACC_	DATA[7:	0] – MSE	3 left alig	ned		х	х
DACD_DATA	х			DACD_DATA	[9:0]	DACD_	DATA[7:	0] – MSE	3 left alig	ned		х	х
DACE_DATA	х		DACE_DATA[9:0] / DACE_DATA[7:0] – MSB left aligned						х	х			
DACF_DATA	х		DACF_DATA[9:0] / DACF_DATA[7:0] – MSB left aligned						х	х			
DACG_DATA	х		DACG_DATA[9:0] / DACG_DATA[7:0] – MSB left aligned						Х	х			
DACH_DATA	Х		DACH_DATA[9:0] / DACAH_DATA[7:0] – MSB left aligned						х	х			

Table 5. DACx3608 Data Byte

## 8.5.6 DACx3608 I<sup>2</sup>C<sup>TM</sup> Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a slave address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the slave address and the R/W bit set to '1' for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The master must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.



An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the slave address and the  $R/\overline{W}$  bit set to 1, and the two bytes of the last register are read out. All the registers in DACx3608 family can be read out with the exception of SW-RST register. Table 5 shows the read command set.

Note that it is not possible to use the broadcast address for reading.

## Table 6. Read Sequence

S	MSB R/		MSB		LSB	ACK	Sr	MSB		R/W (1)	ACK	MSB		LSB	ACK	MSB		LSB	ACK
	ADDRESS BYTE			MMA Byte			Sr		DRE 3YTE			M	1SDI	В		L	SDE	3	
	From Master	Slave	Fron	n Ma	ster	Slave		From	Mast	er	Slave	Froi	m SI	ave	Master	Fro	m SI	lave	Master

## 8.6 Register Map

## Table 7. Register Address

B23	B22	B21	B20	B19	B18	B17	B16	COMMENT
0	0	0	0	0	0	0	1	DEVICE_CONFIG
0	0	0	0	0	0	1	0	STATUS/TRIGGER
0	0	0	0	0	0	1	1	BRDCAST
0	0	0	0	1	0	0	0	DACA_DATA
0	0	0	0	1	0	0	1	DACB_DATA
0	0	0	0	1	0	1	0	DACC_DATA
0	0	0	0	1	0	1	1	DACD_DATA
0	0	0	0	1	1	0	0	DACE_DATA
0	0	0	0	1	1	0	1	DACF_DATA
0	0	0	0	1	1	1	0	DACG_DATA
0	0	0	0	1	1	1	1	DACH_DATA

#### Table 8. Register Map

	rable of register map												
COMMAND BITS						DAT	A BITS						
		MSDE	3		LSDB								
B19 - B16	B15 - B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
DEVICE_CONFIG	х	0	0	0	PD N- All	PDNH	PDNG	PDNF	PDNE	PDND	PDNC	PDNB	PDNA
STATUS/TRIGGER	x			DEVICE	_ID			Х	х		SW	_RST	
BRDCAST	x		BRDCAST_DATA[9:0] / BRDCAST_DATA[7:0] – MSB left aligned					х	х				
DACA_DATA	x		I	DACA_DATA	[9:0]	/ DACA_	DATA[7	:0] - MS	B left alig	ned		x	х
DACB_DATA	x		I	DACB_DATA	[9:0]	/ DACB_	DATA[7	:0] - MS	B left alig	ned		x	х
DACC_DATA	x		[	DACC_DATA	[9:0]	/ DACC_	_DATA[7	:0] - MS	B left alig	ned		x	х
DACD_DATA	х		[	DACD_DATA	[9:0]	/ DACD_	_DATA[7	:0] – MS	B left alig	ned		х	Х
DACE_DATA	х		DACE_DATA[9:0] / DACE_DATA[7:0] - MSB left aligned						х	х			
DACF_DATA	x		DACF_DATA[9:0] / DACF_DATA[7:0] – MSB left aligned						х	х			
DACG_DATA	х		DACG_DATA[9:0] / DACG_DATA[7:0] – MSB left aligned								х	Х	
DACH_DATA	x		D	ACH_DATA	[9:0] /	DACAH	_DATA[7	7:0] – MS	SB left ali	gned	<u>-</u>	Х	х

## Table 9. DACx3608 Register Names

OFFSET	ACRONYM	REGISTER NAME	SECTION
01h	DEVICE_CONFIG	Device Configuration Register	DEVICE_CONFIG Register (offset = 01h) [reset = 00FFh]

Product Folder Links: DAC53608 DAC43608




## Table 9. DACx3608 Register Names (continued)

OFFSET	ACRONYM	ACRONYM REGISTER NAME						
02h	STATUS/TRIGGER	Status and Trigger Register	STATUS/TRIGGER Register (offset = 02h) [reset = 0300h for DAC53608, reset = 0500h for DAC43608]					
03h	BRDCAST	Broadcast Data Register	BRDCAST Register (offset = 03h) [reset = 0000h]					
08h - 0Fh	DACn_DATA	DACn Data Register	DACn_DATA Register (offset = 08h to 0Fh) [reset = 0000h]					

## 8.6.1 DEVICE\_CONFIG Register (offset = 01h) [reset = 00FFh]

#### Figure 60. DEVICE\_CONFIG Register



## Table 10. DEVICE\_CONFIG Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	Don't Care	W	0h	Don't Care
11-9	RESERVED	W	00	Reserved
8	PDN-AII	R/W	0	Global power down bit, When set to '1', all channels and all bias blocks are powered down
7-0	PDNn	R/W	FFh	DACn in power down mode (Output buffers power down 10K to A <sub>GND</sub> ) when this bit is set to '1' (default). At power-up all output channels buffer amplifiers start in power down to 10K mode until a power up command is issue by writing 0 to these registers.

# 8.6.2 STATUS/TRIGGER Register (offset = 02h) [reset = 0300h for DAC53608, reset = 0500h for DAC43608]

## Figure 61. STATUS/TRIGGER Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Don't	Care				DEVI	CE_ID			Don't Care	Don't Care				
	V					F	3			$\overline{W}$	$\overline{W}$	$\overline{W}$			

## Table 11. STATUS/TRIGGER Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	Don't Care	W	0h	Don't Care
11-6	DEVICE_ID	R	DAC536 08: 001100 DAC436 08: 010100	Device Identification number DAC53608: 001100 DAC43608: 010100
5-4	Don't Care	W	0h	Don't Care
3-0	SW_RST	W	0h	Device resets to default value when this register is set to 1010

## 8.6.3 BRDCAST Register (offset = 03h) [reset = 0000h]



## Figure 62. BRDCAST Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Don't	Care			BRDC	AST_DA	TA[9:0] /	BRDCAS	ST_DATA	\[7:0] — N	ISB Left a	aligned		Don't Care	Don't Care
	V	V							V					W	W

## **Table 12. BRDCAST Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	Don't Care	W	0h	Don't Care
11-2	BRDCAST_DATA[9:0] / BRDCAST_DATA[7:0]	W	000h	Writing to the BRDCAST register forces the DAC channel to update its active register data to the BRDCAST_DATA one.
				Data is MSB aligned in straight binary format and follows the format below:
				DAC53608: { DATA[9:0] }
				DAC43608: { DATA[7:0], x, x }
				x – Don't care bits
1-0	Don't Care	W	00	Don't Care

## 8.6.4 DACn\_DATA Register (offset = 08h to 0Fh) [reset = 0000h]

## Figure 63. DACn\_DATA Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Don't	Care			BRDC	AST_DA	TA[9:0] /	BRDCAS	ST_DATA	([7:0] — N	ISB Left a	aligned		Don't Care	Don't Care
	V								N					W	W

## Table 13. DACn\_DATA Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	Don't Care	W	0h	Don't Care
11-2	DACn_DATA[9:0] / DACn_DATA[7:0]	W	000h	Writing to the DACn_DATA register forces the respective DAC channel to update its active register data to the DACn_DATA.
				Data is MSB aligned in straight binary format and follows the format below:
				DAC53608: { DATA[9:0] }
				DAC43608: { DATA[7:0], x, x }
				x – Don't care bits
1-0	Don't Care	W	00	Don't Care

Submit Documentation Feedback

30



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The DACx3608 is a buffered output, 8-channel, low power DAC available in a tiny 3X3 package. The multichannel, low power, and small package makes this DAC suitable for general purpose applications in wide range of end equipments. Some of the most common applications for this devices are LED biasing in multi-function printers, power supply supervision with programmable comparators, offset and gain trimming in precision circuits, and power supply margining.

#### 9.2 Typical Applications

#### 9.2.1 Programmable LED Biasing

End equipments such as multi-function printers, projectors and electronic point-of-sale (EPOS) require a steady luminous intensity from the LED. Figure 64 shows a simplified circuit diagram for biasing an LED using DACx3608.




Figure 64. LED Biasing

#### 9.2.1.1 Design Requirements

Programmable Constant Current through an LED tied to power supply on one end

DAC Output Range: 0 – 5 V
 LED Current Range: 0 – 20 mA



## **Typical Applications (continued)**

#### 9.2.1.2 Detailed Design Procedure


The DAC is used to set the source current of a MOSFET using a unity-gain buffer as shown in Figure 64. The LED is connected between the power supply and the drain of the MOSFET. This configuration allows the DAC to control or set the amount of current through the LED. The buffer following the DAC controls the gate-source voltage of the MOSFET inside the feedback loop thus compensating this drop and corresponding drift due to temperature, current, and ageing of the MOSFET. The current set by the DAC that flows through the LED can be calculated with Equation 2. in order to generate 0-20mA from a 0-5 V DAC output range, a  $250-\Omega$  R<sub>SET</sub>is required.

$$I_{SET} = \frac{V_{DAC}}{R_{SET}}$$
 (2)

The pseudocode for getting started with the LED biasing application is given below.

```
//SYNTAX: WRITE <REGISTER NAME(Hex Code)>, <DATA>
//Power-up the device and channels
WRITE DEVICE_CONFIG(0x01), 0x0000
//Program mid code (or the desired voltage) on all channels
WRITE DACA_DATA(0x08), 0x07FC //10-bit MSB aligned
WRITE DACB_DATA(0x09), 0x07FC //10-bit MSB aligned
WRITE DACC_DATA(0x0A), 0x07FC //10-bit MSB aligned
WRITE DACD_DATA(0x0B), 0x07FC //10-bit MSB aligned
WRITE DACD_DATA(0x0C), 0x07FC //10-bit MSB aligned
WRITE DACF_DATA(0x0D), 0x07FC //10-bit MSB aligned
WRITE DACG_DATA(0x0E), 0x07FC //10-bit MSB aligned
WRITE DACH_DATA(0x0F), 0x07FC //10-bit MSB aligned
WRITE DACH_DATA(0x0F), 0x07FC //10-bit MSB aligned
```

#### 9.2.1.3 Application Curve



Submit Documentation Feedback



## **Typical Applications (continued)**

#### 9.2.2 Programmable Window Comparator

End equipments that use a centralized power supply such as network servers, optical modules, and others require the monitoring of power buses in order to protect the components. This monitoring or supervision is accomplished using a window comparator. A window comparator monitors a signal input for upper and lower threshold violations. A trigger signal is generated when the threshold violations occur. Multi-channel monitoring is required in order to supervise all power supplies available in a module. DACx3608 provides a easy to use, low-footprint method to address this requirement.




Figure 66. Programmable Window Comparator

#### 9.2.2.1 Design Requirements

Voltage to be Monitored: 5 V
High Threshold: 5 V + 10%
Low Threshold: 5 V - 10%

Trigger Output: 3.3-V Open-Drain Single Output

#### 9.2.2.2 Detailed Design Procedure

Figure 66 provides an example in which single DAC channel is used to compare both high and low thresholds. A dual comparator is used per DAC channel as shown. A voltage divider formed by resistors  $R_A$  and  $R_B$  are used in order to bring the signal level within the DAC range. Another pair of resistors  $R_1$  and  $R_2$  are used for setting the low threshold as a factor of the high threshold. This configuration allows the use of a single DAC channel for monitoring both high and low threshold levels. The comparators should be open-drain in order to provide the following advantages.

- Generate a logic output level suitable for the monitoring processor
- Allow shorting of the two outputs in order to generate a single trigger

In the circuit depicted in Figure 66 the output of the circuit remains HIGH as long as the signal input remains within the high and low threshold levels. Upon violation of any one threshold, the output goes LOW. Equation 3 provides the derivation of the low threshold voltage from the high threshold set by the DAC.

$$V_{\text{THLD-LO}} = V_{\text{DAC}} \times \left(\frac{R_{2}}{R_{1} + R_{2}}\right) \tag{3}$$




## **Typical Applications (continued)**

In order to monitor a power supply of 5 V within  $\pm 10\%$ , it is recommended to place the nominal value at the DAC mid code. The output range of DACx3608 to be 0-5 V, thus the mid code voltage output is 2.5 V. Hence,  $R_A$  and  $R_B$  can be chosen in such a way that the voltage to be compared is 2.5 V. For this example,  $R_A$  is equal to  $R_B$  and we can use  $10\text{-k}\Omega$  resistors for both of them. One channel of the DACx3608 must be programmed to  $V_{THLD\text{-HI}}$ , for example 2.5 V + 5% = 2.625 V. This corresponds to a 10-bit DAC code of ( $2^{10}\div5$  V) × 2.625 V = 537.6 (0x21 Ah). In order to generate  $V_{THLD\text{-LO}}$ (for example, 2.5 V - 5% = 2.405 V) from 2.625 V, the values of  $R_1$  and  $R_2$  can be calculated as 7.5 k $\Omega$  and 82 k $\Omega$ , respectively using Equation 3. The pseudocode for getting started with the programmable window comparator application with the desired DAC value is given below.

```
//SYNTAX: WRITE <REGISTER NAME(Hex Code)>, <DATA>
//Power-up the device and channels
WRITE DEVICE_CONFIG(0x01), 0x0000
//Program 2.625V on channel A
WRITE DACA_DATA(0x08), 0x0868 //10-bit MSB aligned
```

#### 9.2.2.3 Application Curve



## 10 Power Supply Recommendations

The DACx3608 family of devices does not require specific supply sequencing. It requires a single power supply,  $V_{DD}$ . A 0.1- $\mu$ F decoupling capacitor is recommended for the  $V_{DD}$  pin.



## 11 Layout

## 11.1 Layout Guidelines

The DACx3608 pinout separates the analog, digital, and power pins for an optimized layout. For signal integrity, it is recommended that digital and analog traces be separated and decoupling capacitors places close with the device pins.

## 11.2 Layout Example

Figure 68 shows an example layout drawing with decoupling capacitors and pull-up resistors.




Figure 68. Layout Example

Copyright © 2018, Texas Instruments Incorporated



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following: DAC53608EVM User's Guide (SLAU790)

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 14. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DAC53608	Click here	Click here	Click here	Click here	Click here
DAC43608	Click here	Click here	Click here	Click here	Click here

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DAC53608 DAC43608





31-Jan-2019

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC43608RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D43608	Samples
DAC43608RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D43608	Samples
DAC53608RTER	ACTIVE	WQFN	RTE	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D53608	Samples
DAC53608RTET	ACTIVE	WQFN	RTE	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D53608	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

31-Jan-2019

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Jan-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC43608RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DAC43608RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DAC53608RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DAC53608RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 30-Jan-2019




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC43608RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
DAC43608RTET	WQFN	RTE	16	250	210.0	185.0	35.0
DAC53608RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
DAC53608RTET	WQFN	RTE	16	250	210.0	185.0	35.0

# RTE (S-PWQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



## RTE (S-PWQFN-N16)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-8/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A. All I

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated