Qualcomm Quick Charge™ 3.0 HVDCP Controller

NCP4371 is a USB secondary side fast-charging controller, supporting Qualcomm Quick Charge 3.0 (QC 3.0) High Voltage Dedicated Charging Port (HVDCP) Class A and Class B specification. NCP4371 allows for selection of the output voltage of an AC-DC USB adapter based on commands from the Portable Device (PD) being powered. Selecting a higher charging voltage will reduce the charging current for a given power level resulting in reduced IR drops and increased system efficiency. Another advantage of QC3.0 is a decreased battery charging time and a reduced PD system cost thanks to the ability to select an optimum charging voltage. This eliminates the need for costly DC-DC converters within the PD. The USB-bus voltage can be controlled in discreet steps from 3.6 V up to 20 V. The output current is limited not to exceed maximum allowable power level.

The NCP4371 resides at the secondary (isolated) side of the adapter. It includes voltage and current feedback regulation eliminating the need for a shunt regulator such as TL431.

The NCP4371 provides charging current limits down to VBUS = 2.2 V protecting the portable device from excessive currents in case of a soft short–circuit condition.

The NCP4371 integrates a safe-discharge circuitry to quickly and reliably discharge output capacitors in case the USB cable is unplugged or connected to a 5 V only USB port.

Features

- Supports Qualcomm Quick Charge 3.0 HVDCP Class A/B
- Output Voltage Can be Configured in Discreet Steps from
 - Class A: 3.6 V up to 12 V
 - Class B: 3.6 V up to 20 V
- Compatible with USB Battery Charging Specification Revision 1.2 (USB BC1.2)
- Constant Voltage and Constant Current Regulation
- Soft Short–Circuit Current Limitation Down to V_{BUS} = 2.2 V
- Removes a Need for the Secondary Side Shunt Regulator such as TL431
- Output Capacitor Safe-Discharge Circuitry at Cable Unplug
- Fast Dynamic Response
- Built-in Power Limiting Function
- Low Supply Current
- Wide Operating Input Voltage Range: 2.2 V to 28 V
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• Fast Charging AC/DC Adapters for Smart Phones, Tablets and Other Portable Devices



ON Semiconductor®

www.onsemi.com



SOIC-8 D SUFFIX CASE 751

MARKING DIAGRAM




4371XYZW = Specific Device Code (See Device Options Table)

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

= Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 13 of this data sheet.




Figure 1. Typical Application Schematic




Figure 2. Simplified Block Diagram

Table 1. PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	DISCHARGE	This output is used to safely discharge V _{BUS} output capacitors when an unplug event is detected
2	DRIVE	Output of current sinking OTA amplifier or amplifiers driving feedback optocoupler's LED. Connect here compensation network (networks) as well.
3	ISNS	Current sensing input for output current regulation, connect it to shunt resistor in ground branch.
4	COMP	Compensation pin of output voltage regulation, connected to a feedback compensation network.
5	D+	USB D+ Data Line Input
6	D-	USB D- Data Line Input
7	GND	Ground
8	VCC	Supply voltage pin

Table 2. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	−0.3 to 28.0 ±100	V mA
DISCHARGE pin	V _{DISCHARGE}	-0.3 to V _{CC} +500/-40	V mA
DRIVE pin	V _{DRIVE}	-0.3 to V _{CC} +100/-90	V mA
D+, D-, VSNS, ISNS Input Voltage	$V_{D+}, V_{D-}, V_{VSNS}, V_{iSNS}$	−0.3 to 5.5 ±100	V mA
Junction to Air Thermal Resistance, SOIC8	R _{θJ-A_SOIC8}	160	°C/W
Maximum Junction Temperature	T _{JMAX}	125	°C
Storage Temperature	T _{STG}	-60 to 150	°C
ESD Capability, Human Body Model (Notes 1, 4)	ESD _{HBM}	6000	V
ESD Capability, Machine Model (Note 1)	ESD _{MM}	200	V
ESD Capability, Charged Device Model (Note 1)	ESD _{CDM}	750	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- Refer to EEEC MICAL OF INTRACTEMS TO and ATTECATION IN ORIGINATION OF SALE
 This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115) ESD Charged Device Model per JEDEC Standard JESD22-C101D

 - Latchup Current Maximum Rating <100 mA per JEDEC standard: JESD78 with respect to max. ratings table values
- 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D
- 4. D+ vs. D- pin capability HBM 2500 V

Table 3. ELECTRICAL CHARACTERISTICS

-40°C ≤ TJ ≤ 125°C; V_{CC} = 5 V; unless otherwise noted. Typical values are at T_J = +25°C.

Parameter	Test Conditions		Min	Тур	Max	Unit
SUPPLY						
Minimum Operating Input Voltage	V _{CC} voltage at which current limiting OTA is enabled	V _{CC(min)}	-	_	2.2	V
V _{CC} HVDCP Logic Enable	V _{CC} increasing level at which the HVDCP commands are accepted	V _{CC(ON)}	2.9	3.2	3.4	V
V _{CC} HVDCP Logic Disable	V _{CC} decreasing level at which the HVDCP commands are stopped to be accepted	V _{CC(OFF)}	2.7	3.0	3.2	V
Quiescent Current		I _{CC}			300	μΑ
VOLTAGE CONTROL LOOP OTA				•	•	
Transconductance	Sink current only	g _{mv}	_	1	_	S
Voltage Control Reference Voltage	Nominal V _{BUS} =5 V	V_{REFV}	1.21	1.25	1.29	V
Sink Current Capability		I _{SINKV}	2.0			mA
Output Voltage Sense Divider Resistor, Pull–Up		R _{VSNS_UP}		66		kΩ
Output Voltage Sense Divider Resistor, Pull-Down		R _{VSNS_DWN}		24		kΩ
CURRENT CONTROL LOOP OTA		•				
Transconductance	Sink current only	9 _{mc}	_	3	_	S
Current Control Reference Voltage	Current limit A reference set–point	V _{REFC(A)}	10	14	18	mV
	Current limit B reference set-point	V _{REFC(B)}	12	17	21	
	Current limit C reference set-point	$V_{REFC(C)}$	18	22	26	
	Current limit D reference set-point	V _{REFC(D)}	24	28	32	
	Current limit E reference set-point	V _{REFC(E)}	29	33	37	
	Current limit F reference set-point	V _{REFC(F)}	34	38	42	
	Current limit G reference set-point	V _{REFC(G)}	40	44	48	
	Current limit H reference set-point	V _{REFC(H)}	53	57	61	

Table 3. ELECTRICAL CHARACTERISTICS

 -40° C ≤ TJ ≤ 125°C; V_{CC} = 5 V; unless otherwise noted. Typical values are at T_J = +25°C.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
CURRENT CONTROL LOOP OTA						
Sink Current Capability		I _{SINKC}	2.0			mA
HVDCP						
Output Voltage Selection Reference		V _{SEL_REF}	1.8	2	2.2	V
Data Detect Voltage		V _{DAT_REF}	0.25	0.325	0.4	V
Data Line Leakage Resistance		R _{DAT_LKG}	300	-	1500	kΩ
D- Pull-Down Resistance		R_{DM_DWN}	14.25	19.53	24.8	kΩ
D+ to D- Resistance During DCP Mode		R _{DCP_DAT}			45	Ω
OUTPUT CAPACITOR DISCHARG	ER					
Discharge Comparator OFF Voltage	V _{BUS_REF} = 5 V, V _{DIS(OFF)} sensed at VCC pin	V _{DIS(OFF)}		5.2		mV
VCC Discharge Current	Discharge current of the internal current sink at the VCC pin	I _{DIS(VCC)}			90	mA
DISCHARGE Pin Maximum Sink Current	$\label{eq:maximum} \begin{array}{l} \mbox{Maximum sink current of the DISCHARGE pin} \\ \mbox{Minimum recommended external discharge} \\ \mbox{resistor value connected from V_{BUS} to} \\ \mbox{DISCHARGE pin is R_{DIS}>=70 Ω (Class A)} \\ \mbox{R}_{DIS}$>=120 Ω (Class B) \\ \end{array}$	I _{DIS(EXT)}		150		mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS




Figure 8. Current Control Reference Voltage, $V_{REFC(A)}$

TEMPERATURE (°C)

95 110 125

-40 -25 -10


5 20 35 50 65 80

110 125

-40 -25 -10

5 20 35 50 65 80


TYPICAL CHARACTERISTICS



0.40 0.36 0.32 0.24 0.24 0.20 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (°C)

Figure 9. Output Voltage Selection Reference, $V_{\rm SEL_REF}$

Figure 10. Data Detect Voltage, V_{DAT_REF}







Figure 11. D+ to D- Resistance During DCP Mode, R_{DCP_DAT}

Figure 12. D– Pull–Down Resistance, R_{DM_DWN}






Figure 13. Discharge Comparator OFF Voltage, V_{DIS(OFF)}

Figure 14. VCC Discharge Current, I_{DIS(VCC)}

TYPICAL CHARACTERISTICS




Figure 15. VCC Discharge Current, $I_{DIS(EXT)}$

APPLICATION INFORMATION

The NCP4371 is designed to operate as an output voltage and current controller for USB chargers, which resides on the secondary side of the off-line adapter. It enables to accommodate the output voltage based on the request from the portable device in order to optimize the battery charge time. The NCP4371 is compatible with Qualcomm Quick Charge 3.0 HVDCP specification. The output voltage can be increased or decreased in discrete steps. The output current is limited not to exceed the maximum power limit for given output voltage level. The internal discharge switch discharges the output capacitors to a safe voltage level in a case of the cable unplug.

Voltage Regulation

The Voltage Regulation Path eliminates a need for a voltage shunt regulator at the secondary side of the off–line supply. The voltage on VCC pin is divided by internal resistor divider (R_{VSNS_UP} , R_{VSNS_DWN}) and compared with the internal precise voltage reference V_{REFV} . The voltage difference is amplified by g_{mV} of the transconductance amplifier. The amplifier output current is connected to the DRIVE pin. This DRIVE pin drives regulation optocoupler that provides regulation of primary side. The internal voltage reference V_{REFV} is adjustable based on the command from the Portable Device compatible with Qualcomm Quick Charge specification. The voltage control loop compensation network shall be connected between DRIVE and COMP pins.

Current Regulation

The output current is sensed by the shunt resistor R_SENSE in series with the load. Voltage drop on R_SENSE is compared with internal precise voltage reference V_{REFC} at ISNS transconductance amplifier input. Voltage difference is amplified by g_{mC} to output current of amplifier, connected to the DRIVE pin.

HVDCP Mode

After power-up pins D+ and D- of NCP4371 are shorted with impedance RDCP DAT and internal reference voltage V_{REFV} is set to V_{BUS} voltage 5 V. The device is in a BC1.2 compatible mode. If a portable device compatible with the Qualcomm Quick Charge specification is connected a negotiation between HVDCP and PD is executed. Once the negotiation is successful the NCP4371 opens D+ and Dshort connection and D- is pulled down with a R_{DM DWN}. The NCP4371 enters HVDCP mode. It monitors D+ and Dinputs. Based on the specified control patterns the internal voltage reference value V_{REFV} is adjusted in order to increase or decrease output voltage to the required value. The NCP4371 is available in Class A and Class B version. Class A allows to change the output voltage up to $V_{BUS} = 12 \text{ V. Class B allows output voltage up to } 20 \text{ V. If}$ the unplug event is detected the decoder circuitry turns-on an internal current sink, which discharges the output capacitors to a safe voltage level. If the NCP4371 is set to a Continuous mode it responds to the PD requests in a Single request mode. It does not support Group request mode.

Table 4. D+ AND D- OUTPUT VOLTAGE CODING

Portable	Device	HVDCP Class A	HVDCP Class B
D+	D-	Adapter Voltage	Adapter Voltage
0.6 V	0.6 V	12 V	12 V
3.3 V	0.6 V	9 V	9 V
0.6 V	3.3 V	Continuous mode	Continuous mode
3.3 V	3.3 V	Previous voltage	20 V
0.6 V	GND	5 V	5V




Figure 16. HVDCP D+ and D- Comparators

HVDCP Mode - Continuous Mode

The continuous mode of operation leverages the previously unused state in QC2.0. If the portable devices try and utilize this mode, it applies voltages on D+ and D– per Table 4. Assuming the HVDCP supports this mode of operation, it will glitch filter the request as it currently does, using $T_{GLITCH_V_CHANGE}.$ Before the portable device can begin to increment or decrement the voltage, it must wait $T_{V_NEW_REQUEST_CONT}$ before pulling D+ and D– high or low. Once this time has finished, the portable device now attempts to increment or decrement the voltage. To increment, the portable device sends a pulse of width T_{ACTIVE} by pulling D+ to V_{DP_UP} and then must return D+ to V_{DP_SRC} for $T_{INACTIVE}.$

The NCP4371 responds to the increment/decrement request in a single request mode, i.e. the output voltage is changed immediately with each request. For the single request, and HVDCP recognizes a rising edge on D+ for an increment, and falling edge on D- for a decrement, and glitch filters this with T_{GLITCH_CONT_CHANGE}. After this period, it begins changing its output voltage by incrementing or decrementing in a 200 mV step. The output voltage is at its final value within T_{V_CONT_CHANGE_SINGLE}.




Figure 17. NCP4371 State Diagram

Power Limit

The protocol decoder and the power limit logic will limit maximum output current to keep regulation within recommended V_{out}/I_{out} operating range. The Power Limit block adjusts V_{REFC} voltage reference at the current regulation loop in order to limit the maximum output current.

The NCP4371 is designed to give a user a high degree of freedom to optimize maximum power and current limit profile of the target application. The user can scale both – maximum output power and maximum current limit independently.

The NCP4371 has two constant power curves defined – "Option A" for Class A only and "Option B" for either Class A or Class B. Power Option C shall be used for applications where constant power regulation is not required. If Power Option C is selected then power limiting curve is ignored. The applications based on Power Option C operate in "constant current regulation mode".

In order to scale the power limit curve for the given power a selection of the current sense resistor has to be done. The relation between current sense resistor and output power limit is given by the curves in Figure 18.




Figure 18. R_{SENSE} vs. P_{OUT} Limit Curve


The characteristics in the Figure 23 cover a range $P_{OUT} = 15 - 25$ W. For powers outside this interval following formula can be used for R_{SENSE} selection:

Option A (Class A only) :
$$R_{SENSE} = \frac{168}{P_{max}} [m\Omega]$$
 (eq. 1)


Option B (Class A & B) :
$$R_{SENSE} = \frac{277}{P_{max}} [m\Omega]$$
 (eq. 2)

Once the Power limit is defined by an R_SENSE selection the user needs to define a maximum output current limit. This current limit can be given by a connector or cable maximum current rating.

There are 5 current limit options available for Power Option A and 8 current limit options for Power Option B and C. Each power limit option corresponds to a particular Current Control Reference Voltage (V_{REFC}), which limits the maximum output current for the selected R_SENSE resistor. The user has to make a selection from current limit characteristics shown in Figure 19. Each power limit curve represents a unique device option (see Table Device Options).



Power Option A Current Limit Selection



Power Option B Current Limit Selection

Figure 19. Current Limit Characteristics

Table 5. CURRENT LIMIT OPTION REFERENCE VOLTAGE

Current Limit Option	Α	В	С	D	E	F	G	Н
V _{REFC} [mV]	14	17	22	28	33	38	44	57

Soft Short-Circuit Protection

In case of a short–circuit at the USB cable end or the portable device USB receptacle it is desired to limit the short circuit current to prevent a portable device or cable from a damage. The NCP4371 offers an extended region of output current limiting down to $V_{BUS}=2.2\ V$. If the V_{BUS} falls below $V_{CC(OFF)}$ then the HVDCP logic is disabled and D+/–pins are shorted. No further commands from the portable device are accepted. The only feature enabled is the output current limiting at the moment. The device stays in the current limiting mode until V_{CC} rises back above $V_{CC(ON)}$ threshold. The device logic will resume its operation and goes to a default BC1.2 compatible mode. A new negotiation between the charger and portable device has to be carried out in order to enable HVDCP compatibility mode.

Discharge

If voltage level lower than actual V_{BUS} is requested by PD the discharge circuitry discharges the output capacitors to reach the new voltage level in a short time. As well, the discharge circuitry is activated if cable unplug event is detected. The NCP4371 features two discharge paths. By default, the discharge is done via built—in regulated current source at VCC pin. If the VCC pin discharge capability is not sufficient an external discharge resistor R_{DIS} has to be used.

The discharge resistor is wired from a positive pole of the output capacitor to the DISCHARGE pin. The minimum recommended value of the discharge resistor R_{DIS} is 70 Ω for Class A and 120 Ω for Class B. The DISCHARGE pin has an internal protection for a case the user wires the pin directly to V_{BUS} . If this condition is detected the discharge MOSFET at the pin is turned off. It is highly recommended to use an external discharge resistor always if Class B device is used. In case of Class A device and $C_{OUT} < 1500~\mu F$ the DISCHARGE pin can be left disconnected.

Dual Discharge Path

The NCP4371 allows to select between a single discharge path and the dual discharge. By default, if an external discharge resistor R_{DIS} is connected between a positive pole of the output capacitor and the DISCHARGE pin, the NCP4371 recognize it and the internal discharge path via VCC pin is disabled. Some applications may require even stronger discharge capability or may need to discharge two capacitors connected at two different nodes (USB–Type C output capacitors before and after VBUS switch). The NCP4371 allows to enable a simultaneous function of internal discharge via VCC pin and external DISCHARGE pin. Figure 20 shows an application idea of the dual discharge paths in the USB–Type C adapter design.




Figure 20. Dual Discharge Path - Application Idea (USB-Type C Adapter)

Table 6. DEVICE OPTIONS

OPN#	Quick(Class	,	Power Limit Y		Current Limit (mV) Z						Disch W	•			
NCP4371xyzwDR2G	Α	В	Α	В	С	Α	В	С	D	Е	F	G	Н	S	D
	Class A	Class B	Class A	Class A&B	No Power Limit	14	17	22	28	33	38	44	57	Single	Dual
NCP4371AACDR2G	Х		Х					Х						Х	
NCP4371AAEDR2G	Х		Х							Х				Х	
NCP4371AADDR2G	Х		Х						Х					Х	
NCP4371ACCDR2G	Х				Х			Х						Х	
NCP4371BBEDR2G		Х		Х						Χ				Х	
NCP4371BBCDDR2G		Х		Х				Χ							Х

NOTE: Device option with 4371XYZ marking are single discharge path version exclusively.

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]		
NCP4371AACDR2G	4371AAC				
NCP4371AAEDR2G	4371AAE				
NCP4371AADDR2G	4371AAD	SOIC-8	0500 / Tara - 0 David		
NCP4371ACCDR2G	4371ACC	(Pb-Free)	2500 / Tape & Reel		
NCP4371BBEDR2G	4371BBE				
NCP4371BBCDDR2G	4371BBCD				

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Qualcomm Quick Charge is a trademark of Qualcomm Incorporated.





SOIC-8 NB CASE 751-07 **ISSUE AK**


DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*




^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

			D, (12 10 1 2 2 2
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1	STYLE 4: PIN 1. ANODE 2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE
STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1 STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE
6. COMMON ANODE7. COMMON ANODE8. CATHODE 6 STYLE 25:	6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND	6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT STYLE 27:	6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE STYLE 28:
PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29:	2. dv/dt 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC STYLE 30:	PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY"				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales

